0/082 20


8-Bit Microcontroller Technical Summary

phisticated on-chip peripheral capabilities. This high-speed and low-power MCU has a nominal bus This publication contains condensed information on the MCU; for detailed information, refer to Ad-Single-Chip Microcontroller Programmer's Reference Manual (M68HC11RM/AD) or contact your lo-The MC68HC811E2 high density CMOS (HCMOS) microcontroller unit (MCU) contains highly sospeed of two megahertz, and the fully static design allows operations at frequencies down to dc. vance information Manual, HCMOS Single-Chip Microcontroller (MC68HC11A&D), M68HC11 HCMOS cal Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Enhanced 16-Bit Timer System with Four-Stage Programmable Prescaler
 - Power Saving STOP and WAIT Modes Serial Peripheral Interface (SPI)
- Enhanced NRZ Serial Communications Interface (SCI)
 - 8-Bit Pulse Accumulator Circuit
 - Bit Test and Branch Instructions
 - Real-Time Interrupt Circuit
- 2K Bytes of EEPROM
- 256 Bytes of Static RAM
- Eight-Channel 8-Bit A.D Converter

BLOCK DIAGRAM



This document contains information on a new product. Specifications and information herein are subject to change without notice.

MOTOROLA MICROPROCESSOR DATA

3-1610

OPERATING MODES

to select one of two basic operating modes or one of two The MCU uses two dedicated pins (MODA and MODB) special operating modes. The basic operating modes are single-chip and expanded-multiplexed; the special operating modes are bootstrap and special test. The following paragrphs describe the different modes.

SINGLE-CHIP MODE (MODED)

In this mode, the MCU functions as a self-contained microcontroller and has no external address or data bus. This mode orovides maximum use of the pins for onchip peripheral functions, and all address and data activity occur within the MCU.

EXPANDED MULTIPLEXED MODE (MODE1)

In this mode, the MCU can address up to 64K bytes of address space. Higher-order address bits are output on the port B pins, and lower-order address bits and the data order address at part C. The R/W pin is used to control bus are mutiplexed on the port C pins. The AS pin provides the control output used in demultiplexing the lowthe direction of data transfer on port C bus.

BOOTSTRAP MODE

In this mode, all vectors are fetched from the 192-byte on-chip bootloader ROM. This mode is very versatile and can be used for such functions as test and diagnostics on completed modules and for programming the EEPROM. The serial receive logic is initialized by software in the bootloader ROM, which provides program control for the serial communications interface (SCI) baud and word format. In this mode, a special control bit is configured that allows for self-testing of the MCU. This mode can be changed to other modes under program control.

This mode is primarily intended for main production at time of manufacture; however, it may be used to program calibration or personality data into the internal EE-PROM. In this mode, a special control bit is configured to permit access to a number of special test control bits. This mode can be changed to other modes under pro-

SIGNAL DESCRIPTION

App AND Vss

Power is supplied to the microcontroller using these two pins. VDD is +5 volts (±0.5V) power, and VSS is ground.

input to initialize the MCU to a known startup state and as an open-drain output to indicate that an internal failure This active low bidirectional control pin is used as an has been detected in either the clock monitor or the comouter operating properly (COP) circuit.

XTAL EXTAL

These pins provide the interface for either a crystal or

generator circuitry. The frequency applied shall be four times higher than the desired clock rate. Refer to Figure a CMOS-compatible clock to control the internal clock This pin provides an output for the internally generated quency of the E output is one-fourth that of the input E clock, which can be used for timing reference. The fre-1 for crystal and clock connections.

frequency at the XTAL and EXTAL pins.

This pin is configured to level-sensitive during reset. An plying interrupts to the MCU. Either negative edge-sen-This pin provides the capability for asynchronously apsitive or level-sensitive triggering is program selectable. external resistor connected to VDD is required on IRO

on reset (POR). During reset, the X bit in the condition code register is set, and any interrupt is masked until enabled by software. This input is level-sensitive and re-This pin provides the capability for asynchronously applying non-maskable interrupts to the MCU after a powerquires an extensi pullup resistor to VDD.

MODALIR AND MODBIVStby

basic operating modes and the two special operating modes. The LIR output can be used as an aid in debugging once reset is completed. The open-drain LIR pin goes to an active low during the first E-clock cycle of each During reset, these pins are used to control the two instruction and remains low for the duration of that cycle. The V_{St}by (voltage standby) is used to retain RAM conents during device powerdown. The mode selections are shown below.

| MODE SELECTED | Single Chip | Expanded Multiplexed | Special Bootstrap | Special Test |
|---------------|-------------|----------------------|-------------------|--------------|
| MODA | 0 | - | 0 | 1 |
| MODB | - | , | 0 | 0 |


VRL and VRH


These pins provide the reference voltage for the AD converter.

R/W/STRB

This pin provides two different functions, depending on the operating mode. In single-chip mode, the pin provides STRB (output strobe) function; in the expandedmultiplexed mode, it provides R/W (read-write) function. The R/W is used to control the direction of transfers on the external data bus.

B





One Crystal Driving Two MCUs

"Includes all stray capacitances.

Figure 1. Oscillator Collections

AS/STRA

multiplexed mode, it provides AS (address strobe) function. The AS may be used to demultiplex the address and This pin provides two different functions depending on the operating mode. In single-chip mode, the pin provides STRA (input strobe) function, and in the expandeddata signals at port C.

INPUT/OUTPUT LINES (PAG-PA7, PBG-PB7, PCG-PC7, PD0-PD5, PE0-PE7)

These I.O lines are arranged into four 8-bit ports (A, B, C, and E) and one 6-bit port (D). All ports serve more than lists a summary of the pin functions to operating modes. Refer to INPUT/OUTPUT PORTS for additional informaone purpose depending on the operating mode. Table

INPUT/OUTPUT PORTS

panded-multiplexed mode and test mode, ports B, C, AS, Port functions are controlled by the particular mode selected. In the single-chip mode and bootstrap mode, four ports are configured as parallel I/O data ports and port E can be used for general-purpose static inputs and or analog-to-digital converter channel inputs. In the exand R/W are configured as a memory expansion bus.

Table 1 lists the different port signals available. The following paragraphs describe each port.

PORT A

particular 16-bit output compare register. When port A bit 7 is configured as a PAI, the external input pulses are In all operating modes, port A may be configured for four input capture functions and three output compare capture functions; and a pulse a accumulator input (PAI) or a fifth output compare function. Each input capture pin provides for a transitional input, which is used to latch a timer value into the 16-bit input capture register. External devices provide the transitional inputs, and internal The output compare pins provide an output whenever a match is made between the value in the free-running applied to the pulse accumulator system. The remaining port A lines may be used as general-purpose input or functions; four output compare functions and three input decoders determine which input transition edge is sensed. counter (in the timer system) and a value loaded into the output lines,

PORT B

In the single-chip mode, all port B pins are generalport B is written, in the expanded-multiplexed mode, all purpose output pins. Port B may also be used in a simple strobed output mode where the STRB pulses each time

Table 1. Port Signai Functions

| 1 | Single-Chip and Bootstrap Moda | Expanded- Multiplexed and Special Tast Mode |
|------|-----------------------------------|--|
| 0.0 | PA0/IC3 | PAGAC3 |
| àà | PA2/IC1 | PAZIICA PAZIICA |
| ă. | PA3/OC5/IC4/and-or OC1 | PA3/OC5/IC4/and-or OC1 |
| à | PA4/0C4/and-or 0C1 | PA4.OC4/and-or OC1 |
| Δ. | PAS/OC3/and-or OC1 | PAS/OC3/and-or OC1 |
| ă | PA6/OC2/and-or DC1 | PA6/OC2/and-or OC1 |
| 21 | PA7/PAl/and-or OC1 | PA7/PAlvand-or OC1 |
| 8 | 0. | A8 |
| 8 | - | 49 |
| P82 | 73 | A10 |
| PB3 | 22 | A11 |
| P94 | 4 | A12 |
| ď | PBS | A13 |
| æ | PB6 | A14 |
| ă. | P87 | A15 |
| ĕ | PCo | A0.D0 |
| Š | , | A1.01 |
| ĸ | PC2 | A2:D2 |
| ď. | වු | A3.D3 |
| 2 | 4 | A4.04 |
| ខ្លួ | S. | AS DS |
| 8 | φ | A6.D6 |
| õ | 7 | A7.07 |
| 5 | PD0/Rx0 | PD0/RxD |
| 0 | PD1/TxD | PD1 TxO |
| 0 8 | PD2-MISO | PD2-MISO |
| 2 8 | 70 | PD3 MOS |
| 7 6 | PO4 SCK | PD4 SCK |
| 2 5 | | russs |
| ᅘ | STR8 | ν. Σ. |
| 1 22 | PE0/AN0 | PE0/AN0 |
| Ä | PE1/AN1 | PE1.AN1 |
| * | PE3.AN2 | PE2/AN2 |
| ₩. | PE3/AN3 | PE3/AN3 |
| ۳. | PE&ANA## | PE4/AN4## |
| 'n | PESANS## | PES.ANS## |
| 'n | PEGAN6** | PE6AN6## |

##Not Bonded in 48-Pin Versions

E-7 PE7.AN7##

PE7.AN7 **

of the port B pins act as high-order (bits 8-15) address output pins.

PORT C

pose input/output pins. Port C inputs can be latched by the STRA or may be used in full handshake modes of In the single-chip mode, port C pins are general-purparallel UO where the STRA input and STRB output acts as handshake control lines. In the expanded-multiplexed mode, port C pins are configured as multiplexed address; data pins. During the address cycle, bits 0 through 7 of the address are output on PCO-PC7; during the data cycle, bits 0 through 7 (PCO-PC?) are bidirectional data pins controlled by the RAW signal.

PORT

MC68HC811E2

purpose 1/0 or with the serial communications interface in all modes, port D bits 0-5 may be used for general-(SCI) and serial peripheral interface (SPI) subsystems. Bit 0 is the receive data input, and bit 1 is the transmit data output for the SCI, Bits 2 through 5 are used by the SPI subsystem

Port E should not be read as static inputs while an A:D Port E is used for general-purpose static inputs and/or analog-to-digital channel inputs in all operating modes. conversion is actually taking place.

PORT E

MEMORY

gle-chip, expanded-multiplexed, special boot, and special test is shown in Figure 2, In the single-chip mode, the MCU does not generate external addresses. The internal memory locations are shown in the shaded areas, and the contents of the shaded areas are shown on the right the memory locations are basically the same as the single-chip, except the memory locations between s shown in Figure 2. In the single-chip mode, the MCU does not except the bootstrap program ROM is located at memory locations \$8F40 through \$8FFF. The special test mode is The memory maps for each mode of operation, a sinside of the diagram. In the expanded-muitiplexed mode, (EXT) are for externally addressed memory and I.O. The special bootstrap mode is similar to the single-chip mode. similar to the expanded-multiplexed mode, except the interrupt vectors are at external memory locations.

3

The MCU contains the registers described in the following paragraphs.

ACCUMULATOR A AND B

These accumulators are general-purpose 8-bit registers used to hold operands and results of arithmetic calcuare treated as a single, double-byte accumulator called lations or data manipulations. These two accumulators the D accumulator for some instructions.

| ما | |
|----|----|
| ~ | |
| 0 | |
| ব | |
| | 15 |
| | |

INDEX REGISTER X (IX)

This index register is a 16-bit register used for the indexed addressing mode. It provides a 16-bit value that may be added to an 8-bit offset provided in an instruction to create an effective address. The index register may also be used either as a counter or a temporary storage area



MOTOROLA MICROPROCESSOR DATA

FFC0 NORMAL INTERRUPT VECTORS SPECIAL MODES INTERRUPT VECTORS 2K EEPROM (MAY BE REMAPPED TO ANY 4K PAGE BY THE EEPROM CONFIG REGISTER) 0000 KAY BE REMAPPED TO ANY 4X PAGE BY THE INIT REGISTER! 1000 SA BYTE REGISTER BLOCK (MAY BE REMAPPED TO ANY AK PAGE BY THE INIT REGISTER) 866 Ħ 800T 8F40 86 PQF. BFFF FFF 31,000 Z HE 2 80 E \$8000 \$0000

NOTE:

1. Either or both the Internal RAM and registers can be remapped to any 4K boundary by software.

3

| 8 | 9 4 | Bit 6 | 5 | 94 A | 5 | 7 16 | ă | a 6 | - 1 | |
|--------|-------|-------|-------|-------|-------|------|-----|--------|----------|---------------------------------|
| 3 | 200 | | | | 1 | 1 | I | Bit 0 | - 1 | PORTA //O Pon A |
| 10015 | | | | | | | | | Reserved | _ |
| 20015 | STAF | STAI | CWOM | HNOS | NIO | PLS | EGA | INVB | Proc | Parallel I/O Control Register |
| S1003 | 8ir 7 | | ı | 1 | t | 1 | | Bit 0 | PORTC | VO Port C |
| \$1004 | 811.7 | | 1 | | 1 | | j. | Brt 0 | PORTB | Output Port B |
| S1005 | BE 2 | | | 1 | | 1 | | Bit 0 | PORTOL | PORTCL Alternate Latched Port C |
| 31006 | | | | | | | | | Reserved | |
| 7001\$ | 51.7 | | | | | 1 | | B.t. 0 | ODRC | Data Orrection for Port C |
| 81008 | П | | Bit 5 | | 1 | ı | 1 | 8/6 0 | PORTO | 1/0 Port 0 |
| \$100g | | | Bit 5 | | | 1 | 1 | Bit 0 | 0000 | Oata Oirection for Port O |
| \$100A | Brt 7 | ! | | | | | 1 | Bit 0 | PORTE | Input Port E |
| 31008 | F0C1 | F0C2 | F0C3 | F0C4 | FOCS | | | | CFORC | Compare Force Register |
| 3100C | 0C1M7 | OC:M6 | 0C1M5 | 0C1M4 | 0C1M3 | | | | John J. | OCT Action Mack Benister |

Figure 2. Memory Map (Sheet 1 of 3)

MOTOROLA MICROPROCESSOR DATA

MOTOROLA MICROPHOCESSOR DATA

| OC1 Action Oata Register | Timer Counter Register | Input Capture J Register | Input Capture 2 Register | Input Capture 3 Register | Output Compare 1 Register | Output Compare 2 Register | Output Compare 3 Register | Output Compare 4 Register | Output Compare 5 Register Output Compare 5 Register Input Capture 4 Register | Timer Cantrol Register 1 | Timer Control Register 2 | Timer Interrupt Mask Reg | Timer interrupt Flag Reg. 1 | Timer Interrupt Mask Reg. 2 | Timer Interrupt Flag Reg. 2 | Pulse Accum Control Reg. | Pulse Accum Count Reg. | SPI Control Register | SPI Status Register | SPI Data Register | SCI Baud Rate Control | SCI Control Register 1 |
|--------------------------|------------------------|--------------------------|--------------------------|--------------------------|---------------------------|---------------------------|---------------------------|---------------------------|--|--------------------------|--------------------------|--------------------------|-----------------------------|-----------------------------|-----------------------------|--------------------------|------------------------|----------------------|---------------------|-------------------|-----------------------|------------------------|
| [] | TCN | i ET | ŽĮ. | <u> </u> | Ē | 1002 | 50 | ر آرار ا | 17405 | Total | EOG3A TCTL2 | TMSKI | True | TMSK2 | TFLG2 | PACTL | PACNT | SPCR | SPSR | SPOR | BAUO | SccR1 |
| Brr 0 | Br 0 | 8 15 S | Brt 8 | 8 8 8 | Br 8 | 8 3r 8 | Bit 8 | Brt 0 | . Brt 8 | 570 | E063A | ŝ | Ę | P.B. | | RTRO | Brt 0 | SPRO | | Bro | SCRO | |
| - ja | 1111 | | | | | 111 | | 1 1 | | OMS | E063B | ភ្ន | ICZF | ĕ | | I.B. | 1 | SPRI | | 1 | SCRI | |
| Bet 2 | 11 | | 1 | 1 1 | | 1 1 | 1 | | | 976 | E062A | 101 | ČIF | | | 14.05 | | CPHA | | | SCR2 | |
| Brt 3 0 C 103 | 1 1 | | | 1 1 | | | | 111 | | 0M4 | E062B | 14051 | 1405F | - | | 00RA3 | 1 | CPOL | | | RCKB | WAKE |
| Bit 4 00:104 | 111 | | | 1 1 | 1 1 | | 1 1 | 1 1 | 1 1 | 97 | E0G1A | OC4 | OC4F | PAII | PAIF | PEOGE | | MSTR | MOOF | | SCPO | Σ |
| 84 5 0C105 | 1 1 | | | 1 1. | | 111 | | | | 0M3 | £001B | -Ē30 | 0C3F | PAOVI | PAOVF | PAMOO | | M0W0 | | | SCP1 | |
| 94. 6 00:00 | | | | | | | 1 1 1 | 1 1 | | 00.2 | E064A | 1200 | 0C2F | RTII | RITE | PAEN | | SPE | WCOL | | | T8 |
| Bit 7 0C107 | Bit 15 | Bit 15 | Bit 15 | Bit 15 | Bit 15 | Bit 7 | Brt 15 Brt 7 | Bit 15 | Brt 15 | 0M2 | E064B | 0011 | 3(00 | 101 | 10F | 00RA7 | Bit 7 | SPIE | SPIF | 94.7 | TCLR | 82 |
| 31000 | \$100E | S1010 | \$1012 | \$1014 | \$1018 | \$1018 \$1019 | \$1018 | 3181C | \$101E | \$1020 | 12015 | \$1022 | \$1023 | \$1024 | \$1025 | \$1026 | \$1027 | \$1028 | \$1029 | \$102A | \$1028 | \$102C |
| | | | | | | | | | | | | | | | | | | | | | | |

Figure 2. Memory Map (Sheet 2 of 3)

Į.

3-1615

| | SCI Canvol Register 2 | SCI Status Register | SCI Data (Read ROR. Write TDR) | A/D Control Register | A.D Result Register f | A.D Result Register 2 | A.D Result Register 3 | A/O Result Register 4 | EEPROM Block Protect Reg. | | System Configuration Options | Arm/Reset COP Timer Cir | EEPROM Prog.Control Reg | Highest Priority I-Bit Int and Misc | RAM and I/O Mapping Reg. | Factory TEST Control Register | COP, ROM, and EEPROM Enables |
|--------|-----------------------|---------------------|-----------------------------------|----------------------|-----------------------|-----------------------|-----------------------|-----------------------|---------------------------|--------------------------|------------------------------|-------------------------|-------------------------|--|--------------------------|-------------------------------|---------------------------------|
| | SECR2 SI | SCSR S | SCOR S | ADCTL A | ADRI A | ADR2 A | ADR3 A | ADR4 A | BPROT E | Reserved | OPTION S | COPRST A | PPROG EI | H HPRIO H | R. B. | TESTI FR | CONFIG |
| Bir 0 | SBX | | 9ar 0 | প্র | 8rt 0 | Bit 0 | 8 t 0 | Bit 0 | BPRT0 | | CR0 | Bit 0 | EEPGM | PSELO | REGO | TCON | EEDN |
| - 8 | NWB | # | | 83 | | | | | BPRT1 | | CRI | | EELAT | PSELI | 1938 | FCDP | |
| 911 2 | ¥ | ¥. | | 8 | | | | | BPRT2 | | | | ERASE | PSEL2 | REG2 | FC. | NOCOP |
| Bit 3 | 쁘 | 8 | | 9 | 1 | | 1 | 1 | BPRT3 | | CME | | NO. | PSEL3 | REG3 | DISR | |
| But 4 | 30 0E | OLE | | MULT | | | - | | PTCON | | DLY | 1 | BYTE | .BV | RAMO | СВУР | EE |
| 3x 5 | J.E. | RORF | | SCAN | - | | | | | | IRQE | | | MDA | RAM1 | OCCR | <u> </u> |
| Bit 6 | TOF. | 55 | | | | | | | | | CSEL | | EVEN | SMOD | RAMZ | | EE3 |
| Bit 7 | <u> </u> | TORE | But 7 | 100 | Bit 7 | 84.7 | Bit 7 | Bit 7 | | | ADPU | 81.7 | 000 | R800T | RAM3 | TILOP | EEG |
| | S1020 | \$102E | \$102F | \$1030 | S1831 | \$1032 | \$1033 | \$1034 | S1035 | \$1036 Thru \$1038 | \$1039 | \$103A | 31038 | 31030 | \$1030 | 30012 | \$1103F |

Figure 2. Memory Map (Sheet 3 of 3)

INDEX REGISTER Y IIY)

This index register is an 16-bit register used for the ever, most instructions using the IY register are two-byte opcodes and require an extra byte of machine code and indexed addressing mode similar to the IX register; howan extra cycle of execution time. The index register may also be used as a counter or a temporary storage area.

PROGRAM COUNTER (PC)

The program counter is a 16-bit register that contains the address of the next byte to be fetched. MOTOROLA MICROPROCESSOR DATA

ည

is configured as a sequence of last-in-first-out read/write registers, which allow important data to be stored during interrupts and subroutine calls. Each time a new byte is added to the stack, the SP is decremented; each time a tained in the SP also indicates the location at which the byte is removed, the SP is incremented. The address con-

STACK POINTER (SP)

The stack pointer is a 16-bit register that contains the

address of the next free location on the stack. The stack

accumulators A and B and registers IX and IY can be

stored during certain instructions.

읈

2

MC68HC811E2

puter operating property (COP) watchdog-timer timeout; and 4) a clock monitor failure. The RESET input consists The MCU can be reset four ways: 1) an active low input to the RESET pin; 2) a power-on reset function; 3) a commainly of a Schmitt trigger that senses the RESET line logic level.

RESET PIN

The condition code register is an 8-bit register in which each bit is used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following para-

CONDITION CODE REGISTER (CCR)

To request an external reset, the RESET pin must be held low for eight E_{cyc} (two E_{cyc} if no distinction is needed between internal and external resets). To prevent the transitions, the reset line should be held low while VpD hibit (LVI) circuit is required to protect EEPROM from corruption as shown in Figure 3. EEPROM contents from being corrupted during power is below its minimum operating level. A low voltage in-

2 × 2 × - K × S

graphs.

POWER-ON RESET (POR)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unk (ALU) occurred during the last arithmetic operation. This bit is also affected during

Carry/Borrow (C)

shift and rotate instructions.

Overflow (V)

Power-on reset occurs when a positive transition is detected on VDD. The power on reset is used strictly for tect any drop in the power supply voltage. If the external power turn-on conditions and should not be used to de-RESET pin is low at the end of the power-on delay time. the processor remains in the reset condition until RESET goes high.

The overflow bit is set if an arithmetic overflow oc-curred as a result of the operation; otherwise, the V bit

When set, this bit indicates that the result of the last

arithmetic, logical, or data manipulation was zero.

Negative (N)

arithmetic, logical, or data manipulation was negative When set, this bit indicates that the result of the last

(the MSB of the result is a logic one).

This bit is set either by hardware or program instruction to disable (mask) all maskable interrupt sources (both

Interrupt ())

external and internal).

Half Carry (H)

This bit is set during ADD, ABA, and ADC operations

to indicate that a carry occurred between bits 3 and 4

This bit is mainly useful in BCD calculations.

This mask bit is set only by hardware (reset or XIRQ)

X Interrupt Mask (X)

and is cleared only by program instruction (TAP or RTI).

This bit, under program control, is set to disable the STOP instruction, and is cleared to enable the STOP instruction. The STOP instruction is treated as no operation

Stop Disable (S)

NOP) if the S bit is set.

COMPUTER OPERATING PROPERLY (COP) RESET

times out if not reset within a specific time by a program The MCU contains a watchdog timer that automatically reset sequence. If the COP watchdog timer is allowed to Ilmeout, a reset is generated, which drives the RESET pin low to reset the MCU and the external system.

The COP reset function can be enabled or disabled by setting the control bit in an EEPROM cell of the system in the configuration options register, allow the user to configuration register. Once programmed, this control bit remains set (or cleared) even when no power is applied, and the COP function is enabled or disabled independent of resident software. Protected control bits (CR1 and CR0). select one of four COP timeout rates. Table 2 shows the relationship between CR1 and CR0 and the COP timeout period for various system clock frequencies.

CLOCK MONITOR RESET

quency falls below 10 kHz, then a MCU reset is generated, and the RESET pin is driven low to reset the external The MCU contains a clock monitor circuit which measures the E clock input frequency. If the E clock input rate is above 200 kHz, then the clock monitor does not generate a MCU reset. If the E clock signal is lost or its freThe clock monitor reset can be enabled or disabled by a read-write control bit (CME) in the system configuration options register.

Reset Circuit with LVI and RC Delay




Figure 3. Typical LVI Reset Circuits

Table 2. COP Timeout Periods

| æ | CRO | E/2 ¹⁵ Divided 8y | XTAL = 2 ²³ Timeout - 1/+ 15.6 ms | | XTAL=8.0 MHz | XTAL=40 MHz Timeout -0/+32.8 ms | XTAL = 3.6864 MHz Timeout - 0/ + 35.6 ms |
|---|-----|------------------------------------|--|-----------|--------------|---------------------------------------|--|
| 0 | 0 | - | 15.625 ms | 1 | | 32.768 ms | 35.556 ms |
| 0 | - | 4 | 62.5 ms | 65.536 ms | 106.67 ms | 131.07 ms | 142 22 ms |
| - | 0 | 16 | 250 ms | 262.14 ms | 426.67 ms | 524.29 ms | 568.89 ms |
| - | - | ¥ | 1s | 1.049 s | 1 707 s | 2,1 6 | 2.276 s |
| | | u. | 2.1 MHz | 2.0 MHz | 1,2788 MHz | 1.0 MHz | 927.6 kHz |

MOTOROLA MICROPROCESSOR DATA

3-1618

MC68HC811E2

-- SP BEFORE INTERNUT

STACK ថ្ន

> 5 3 S Š Š 7 SP.9

There are seventeen hardware and one software interrupts (excluding reset type interrupts) that can be generated from all the possible sources. These interrupts can able. Fifteen of the interrupts can be masked with the individually maskable by local control bits. The software interrupt is non-maskable. The external input to the $XH\bar{Q}$ enabled, it cannot be masked by software; however, it is masked during reset and upon receipt of an interrupt at the XIRO pin. The last interrupt, illegal opcode, is also a non-maskable interrupt. Table 3 provides a list of each be divided into two categories, maskable and non-maskcondition code register I bit. All the on-chip interrupts are pin is considered a non-maskable interrupt because, once interrupt, its vector location in ROM, and the actual condition code and control bits that mask it. Figure 4 shows the interrupt stacking order.

The SWI instruction cannot be fetched as long as once fetched, no other interrupt can be honored another interrupt is pending execution. However. until the first instruction in the SWI service routine

SWI execution is similar to the maskable interrupts such as setting the I bit, CPU registers are stacked, etc.

-- SP ASTER INTERRUPT

VCC. ACC. ŧ

1

Ħ Ħ

4.95

Figure 4. Stacking Order

is completed.

The SWI is executed the same as any other instruction

SOFTWARE INTERRUPT (SWI)

and will take precedence over interrupts only if the other interrupts are masked (I and X bits in the CCR set). The

Table 3. Interrupt Vector Assignments

| Vector | Interrupt Source | CC Register Mask | Local Mask |
|-----------|--|---------------------|------------------|
| FFC0, C1 | Reserved | | ı |
| • | • | | |
| FFD4, D5, | Reserved | 1 | 1 |
| FFD6, D7 | SCI Serial System | 36 | |
| | Receive Data Register Full | | RIE |
| | Receive Overrun | | 꿆 |
| | idle Line Detect | | ILE |
| | Transmit Data Register Empty | | <u> </u> |
| | Transmit Complete | | TCIE |
| FFD8, 09 | SPI Serial Transfer Complete | - Bit | SPIE |
| FFDA, DB | Puise Accumulator Input Edge | 18it | PAII |
| FFDC, DD | Pulse Accumulator Overflow | æ | PAOV |
| FFDE, DF | Timer Overflow | l Bit | TO |
| FFE0, 61 | Timer Input Capture 4-Output Compare 5 | 194 | 14051 |
| FFE2 E3 | Timer Output Compare 4 | Bir | OC4 |
| FFE4, E5 | Timer Output Compare 3 | - B | ē O C G |
| FFE6, E7 | Timer Output Compare 2 | - B.r | OC21 |
| FFEB. 69 | Timer Output Compare 1 | 184 | 1100 |
| FFEA. EB | Timer Input Capture 3 | - 184 | e20 |
| FFEC, ED | Timer Input Capture 2 | 181 | 002 |
| FFEE, EF | Timer Input Capture 1 | 1 Bit | 1100 |
| FF9. F1 | Real-Time interrupt | 1 B.t | RTII |
| FFF2, F3 | IRQ (External Pin or Parallel I/O) | r Bit | |
| | External Pin | | None |
| | Parallel I/O Handshake | | STA |
| FFF4, F5 | XIRO Pin (Pseudo Non-Maskable interrupt) | × 844 | None |
| FFF6, F7 | SWI | None | None |
| FFF8, F9 | Illegal Opcode Trap | None | None |
| FFFA, FB | COP Failure (Reset) | None | NOCOP |
| FFFC, FD | COP Clock Monitor Fail (Reset) | None | CME |
| FFFE, FF | RESET | None | None |

LLEGAL OPCODE TRAP

Since not all possible opcodes or opcode sequences are defined, an illegal opcode detection circuit has been included in the MCU. When an illegal opcode is detected, an interrupt is requested to the illegal opcode vector

REAL-TIME INTERRUPT

on the MCU E clock and is software selectable to be E/ 2¹³, E/2¹⁴, E/2¹⁵, or E/2¹⁶. The real-time interrupt provides a programmable periodic interrupt. This interrupt is maskable by either the bit in the CCR or the RTII control bit. The rate is based

LOW-POWER MODES

The MCU contains two programmable low-power operating modes: stop and wait. In the wait mode, the onchip oscillator remains active; in the stop mode, the oscillator is stopped. The following paragraphs describe the two low-power modes.

3

The STOP instruction places the MCU in its lowest power In this mode, all clocks are stopped, thereby halting all consumption mode, provided the Sbit in the CCR is clear internal processing.

To exit the stop mode, a low level must be applied to either IRQ, XIRQ or RESET. An external interrupt used at the stacking sequence leading to the normal service of the XIR Ω request. If the X bit is set, the processing will always continue with the instruction immediately following the STOP instruction. A low input to the RESET pin IRQ is only efective if the I bit in the CCR is clear. An external interrupt applied at the XIRO input would be ever, the actual recovery sequence differs, depending on the X-bit setting. If the X bit is clear, the MCU starts with will always result in an exit from the stop mode, and the effective regardless of the X-bit setting in the CCR; howstart of MCU operations is determined by the reset vector.

A restart delay is required if the internal oscillator is being used, to allow the oscillator to stabilize when exiting the stop mode. If a stable external oscillator is being used, a control bit in the OPTION register may be used (cleared) to bypass the delay. If the control bit is clear, then the RESET on would not normally be used for exiting the stop mode. In this case, the reset sequence sets the delay control bit and the restart delay will be imposed.

COP is disabled, the timer system will be turned off to power consumption mode, but the wait mode consumes slightly more power than the stop mode. In the wait mode, the oscillator is kept running. Upon execution of the WAIT instruction, the machine state is stacked and program execution stops. The wait state can only be exited by an unmasked interrupt or RESET. If the I bit is set and the further reduce power consumption. The amount of power savings is application dependent and depends upon circuitry connected to the MCU pins and upon subsystems li.e., timer, SPI, SCI) that are active when the wait mode The wait (WAI) instruction places the MCU in a low

is entered. Turning off the A/D subsystem by clearing ADPU further reduces wait mode current.

PROGRAMMABLE TIMER

The timer system uses a "time-of-day" approach in that time without affecting its value because it is clocked and running counter. The free-running counter is clocked by the output of a programmable prescaler (divide by 1, 4, The free-running counter can be read by software at any read on opposite half cycles of the E clock. The counter is cleared on reset and is a read-only register. The counter repeats every 65,536 counts, and when the count changes from SFFFF to \$0000, a timer overflow flag bit is set, The overflow flag also generates an internal interrupt if the overflow interrupt enable bit is set. The timer has four input capture and five output compare functions. The functions and registers of the timer are explained in the all timing functions are related to a single 16-bit free-8, or 16), which is, in turn, clocked by the MCU E clock. following paragraphs.

INPUT CAPTURE FUNCTION

There are four 16-bit read-only input capture registers that are not affected by reset. Each register is used to lected transition at an extenal pin is detected. External devices provide the inputs on the PA0-PA3 pins, and an is detected. The time of detection can be read from the tatch the value of the free-running counter when a seinterrupt can be generated when an input capture edge appropriate register as part of the interrupt routine.

14/05 to "one" in the PACTL register. The 14/05 bit is configured to OC5 (cleared to zero) on reset. If DDRA3 is Port A pin 3 serves multiple functions. After reset, data direction bit 3 (DDRA3), in the PACTL register is cleared to zero configuring port A pin 3 as an input. Port A pin can then be used as a input capture 4 (IC4), by setting configured as an output and IC4 is enabled, writes to port ister it cannot be written to. When PA3 is being used as Abit 3 causes edges on the PA3 to result in input captures. When the TI405 register is acting as the IC4 capture reg-C4, writes to TI405 register have no meaning.

IMER CONTROL REGISTER 2 (TCTL2) \$1021

EDG48 EDG4A EDG18 EDG1A EDG28 EDG2A EDG38 EDG3A 0 9 0

These two bits (EDGxB and EDGxA) are cleared to zero by reset and are encoded to configure the input EDGxB and EDGxA — Input Capture x Edge Control sensing logic for input capture x.

| EDGXB | EDGKA | Configuration |
|-------|-------|---|
| 0 | 0 | Capture disabled |
| 0 | - | Capture on rising edges only |
| - | 0 | Capture on falling edges only |
| - | - | Capture on any (rising or falling) edge |

OUTPUT COMPARE FUNCTION

into the SE registers is compared to the free-running counter value during each E-clock cycle. If a match is found, the particular output compare flag is set, and an interrupt is generated, provided that particular interrupt There are five 16-bit read/write output compare registers, which are set to SFFFF on reset. A value written is enabled.

what data is placed on the SE timer ports. For OC2 through OC5, one specific timer output is affected as controlled In addition to the interrupt, a specified action may be initiated at a timer output pin(s). For output compare one (OC1), the output action to be taken when a match is found is controlled by a 5-bit mask register and a 5-bit port outputs are to be used, and the data register specifies by the two-bit fields in a timer control register. These 2) toggle output compare line, 3) clear output compare rides DDRA3 to force the Port A pin 3 to be an output data register. The mask register specifies which timer actions include: 1) timer disconnect from output pin logic, line to zero, or 4) set output compare line to one. Upon reset, 14/05 is configured as OC5. The OC5 function overwhenever OM5: OL5 bits are not 0:0. In all other aspects. OC5 works the same as the other output compares.

TIMER COMPARE FORCE REGISTER (CFORC) \$100B

because a normal compare occurring immediately before This 8-bit write-only register is used to force early output compare actions. This compare force function is not recommended for use with the output toggle function or after the force may result in undersirable operation.

| 0 | | |
|----|----------|------|
| | \vdash | |
| - | - | |
| 2 | - | |
| e | FOCS | |
| 4 | F0C4 | |
| S. | F0C3 | |
| ယ | F0C2 | |
| 7 | FOCI | ESET |

1 = Causes action programmed for output compare x, except the OCxF flag bit is not set FOC1-FOC5 — Force Output Compare x Action 0 ≠ Has no meaning

These bits always read zero. Bits 2-0 — Not Implemented

OUTPUT COMPARE 1 MASK REGISTER (OC1M) \$100C

the bits of port A which are affected as a result of a This register is used with output compare 1 to specify successful OC1 compare.

| 0 | 0 | |
|--------------|-------------------------------|------|
| - | 0 | |
| 2 | 0 | |
| -> | DC1M3 | |
| 4 | OC1M4 | |
| un ' | OCIMS | |
| æ | OC!M6 | |
| - | OCIM7 OCIM6 OCIM5 OCIM4 OCIM3 | 1000 |

Set bit(s) to enable OC1 to control corresponding pin(s) of port A.

0 0

0 0

OUTPUT COMPARE 1 DATA REGISTER (OC1D) \$100D

This register is used with output compare 1 to specify the data which is to be stored to the affected bit of port A as a result of a successful OC1 compare.

MC68HC811E2

| 7 | un | s | 4 | • | 2 | - | 0 |
|--|-------------------------------|-------|--------|---------|-------|-------|---------|
| 00100 | 00100 00100 00100 00104 00100 | 00100 | 00.704 | 00100 | 0 | 0 | 0 |
| RESET | _ | - | • | - | _ | - | - |
| , | , | , | • | • | , | • | • |
| If OCIMx is set, data in OCIDx is output to port A bit-x | is set | data | in OC3 | Dx is c | outpu | to po | n A bit |
| on successful OC1 compares. | o injes | 5 | npares | | | | |

TIMER CONTROL REGISTER (TCTL1) \$1020

| | l | | | | | 1 | 1 |
|------|-----|-------|---|-----|-----|-----|-----|
| OM2 | 0.0 | . EM0 | ย | OMe | 0.0 | OMS | 012 |
| 1000 | | | | | | | |

0

0

0

0

OM2-OM5 — Output Mode OL2-OL5 -- Output Level

to specify the output action taken as a result of a These control bit pairs (OMx and OLx) are encoded successful OCx compare.

| - | OM× OL | Action Taken Upon Successful Compere |
|-----|--------|--|
| . – | 0 | Timer disconnected from output pin logic |
| | -1 | Toggle OCx output line |
| | 0 | Clear OCx output line to zero |
| | | Set OCx output line to one |

TIMER INTERRUPT MASK REGISTER 1 (TMSK1)

| _ | |
|------------|-----------------------------------|
| 밀 | |
| 2 | |
| ਤੁ | |
| 14051 | |
| 1170 | |
| 0031 | |
| 120 002 | |
| 100 | ESET |
| | 0C21 0C31 0C41 14051 IC11 |

0

0 0 0

1=Interrupt sequence requested if OCxF=1 in OCx! — Output Compare x Interrupt

TFLG1

0 = Interrupt inhibited

1 = Interrupt sequence requested if ICxF = 1 in TFLG1ICxl -- Input Capture x Interrupt

0 = Interrupt inhibited

bit. When 14/05 is zero, the 1405l bit acts as the When the I4/05 bit in the PACTL register is one, the (405) bit behaves as the input capture 4 interrupt output compare 5 interrupt control bit.

IMER INTERRUPT FLAG REGISTER 1 (TFLG1)

This register is used to indicate the occurrence of timer system events and, with the TMSK1 register, allows the timer subsystem to operate in a polled or interrupt driven system. Each bit in the TFLG1 has a corresponding bit in the TMSK1 in the same bit position.

| 0 | ភ្ជ | |
|---|-------|---|
| - | IC2F | |
| 2 | ICIE | |
| 9 | 1405F | |
| 4 | OC4F | |
| ç | 3000 | |
| 9 | OCZF | |
| 1 | OC1F | إ |

0

0

0

0

MOTOROLA MICROPROCESSOR DATA

Set each time the timer counter matches the output compare register x value. To clear a flag bit in TFLG1, you must write a "one" to the corresponding bit po-OCxF -- Outout Compare x Flag

0 = Not affected 1 = Bit cleared

Set each time a selected active edge is detected on the ICx input line. To clear a flag bit in TFLG1, you must write a "one" to the corresponding bit posi-ICxF - Input Capture x Flag

1 = Bit cleared

0 = Not affected

NOTE

the 1405F bit behaves as the input capture 4 flag When the 14/05 bit in the PACTL register is one, bit. When 14/05 is zero, the 1405) bit acts as the output compare 5 flag.

TIMER INTERRUPT MASK REGISTER 2 (TMSK2) \$1024

C

status bit being set in TFLG1. Two timer prescaler bits This register is used to control whether or not a hardware interrupt sequence is requested as a result of a are also included in this register.

| ď | 9. | 0 | 0 | PAH | PAOVI | RTE | ē |
|---|----|---|---|-----|-------|-----|---|
| - | | 7 | , | | | | |

1=Interrupt request when TOF=1 TO! -- Timer Overflow Interrupt Enable

0 0

0

0 = TOF interrupt disabled RTH - RTI interrupt Enable

PAOVI - Pulse Accumulator Overflow Interrupt Enable 1 = Interrupt requested when PAOVF = 1 1 = Interrupt requested when RTIF = 1 0 = RTIF interrupt disabled

PAH -- Pulse Accumulator input Interrupt Enable 0 = PAOVF disabled

1 = Interrupt requested when PAIF = 1

Bits 3-2 - Not Implemented 0 = PAIF disabled

These bits always read zero.

Can only be written to during initialization. Writes are disabled after the first write or after 64 E cycles PR1 and PR0 — Timer Prescaler Selects out of reset.

| Divide-by-Factor | - | 4 | 8 | 16 |
|------------------|---|---|---|----|
| ê | 0 | - | 0 | - |
| Œ | 6 | 0 | - | - |
| | | | | |

TIMER INTERRUPT FLAG REGISTER 2 (TFLG2) \$1025

system events and, with the TMSK2 register, allows the This register is used to indicate the occurrence of times

MOTOROLA MICROPROCESSOR DATA

timer subsystem to operate in a polled or interrupt driven system. Each bit in the TPLG2 has a corresponding bit in the TMSK2 in the same bit position.

| 0 | |
|---|---|
| - | 1 |
| 2 | 1 |
| 6 | - |
| - | 1 |
| ĸ | 1 |
| 9 | 1 |
| ۲ | 1 |

| - | 0 | - |
|---|-------|------|
| - | 0 | = |
| ~ | 0 | - |
| - | 0 | - |
| | PAIF | - |
| ^ | PAOVE | - |
| ٥ | ATIF | - |
| - | TOF | ESET |

Set to one each time the 16-bit free-running counter advances from a value of \$FFFF to \$0000. Cleared by a write to TFLG2 with bit 7 set. TOF - Timer Overflow

Ser at each rising edge of the selected tap point. Cleared by a write to TFLG2 with bit 6 set. RTIF - Real-Time Interrupt Flag

Set when the count in the puise accumulator rolls over from \$FF to \$00. Cleared by a write to the TFLG2 PAOVF — Pulse-Accumulator Overflow Interrupt Fleg

with bit 5 set.

Set when an active edge is detected on the PAI input PAIF — Pulse-Accumulator input-Edge Interrupt Flag pin. Cleared by a write to TRLG2 with bit 4 set.

These bits always read zero. Bits 3-0 - Not Implemented

PULSE ACCUMULATOR

The pulse accumulator is an 8-bit counter that can operate in either of two modes, depending on the state of a control bit in the PACTL register. These are the event in the event counting mode, the 8-bit counter is clocked to increasing values by an external pin. The meximum clacking rate for the external event counting mode is E clock divided by two, in the gated time accumulation mode, a free-running E clock/64 signal drives the 8-bit counting mode and the gated time accumulation mode. counter, but only while the external PAI input pin is ac-

PULSE ACCUMULATOR CONTROL REGISTER (PACTL)

Four bits in this register are used to control an 8-bit puise accumulator system, and two other bits are used to select the rate for the real-time interrupt system.

| | | | | | - | , |
|---------|------|-------|-------|-------|------|-----|
| AT PAEN | PAMO | PEDGE | ODRAZ | 14/05 | RTRI | RTR |

ODRA7 - Data Direction for Port A Bit 7 1 = Output

0 = Input only

0 0

PAEN — Pulse-Accumulator System Enable 1 = Pulse accumulator on 0=Pulse accumulator off

PAMOD — Pulse Accumulator Mode 1 = Gated time accumulator 0 = External even counting

MC68HC811E2

| XTAL = 3.6864 MHz | 3.89 ms | 17.78 т.s | 35.56 ms | 71.11 ms | 921.6 kHz |
|------------------------|---------|-----------|----------|----------|------------|
| XTAL=4.0 MHz | 8.19 ms | 16.38 ms | 32.77 ms | 65.54 ms | 1.0 MHz |
| XTAL=8.0 MHz | 6.67 ms | 13.33 ms | 26.67 ms | 53.33 ms | 1.2288 MHz |
| XTAL = 8.0 MHz | 4.10 ms | 8.19 ms | 16.38 ms | 32.77 ms | 2.0 MHz |
| XTAL = 2 ²³ | 3.91 ms | 7.81 ms | 15.62 ms | 31.25 ms | 2.1 MHz |
| Divide F Bv | 213 | 214 | 215 | 216 | Ē |
| RTRO | 0 | - | c | - | |
| H. | 0 | 6 | - | - | |

PEDGE — Pulse Accumulator Edge Control

1=Sensitive to rising edges at PAI pin if PA-MOD = 0, In gated accumulation mode counting is enabled by a low on PA! pin if PAMOD = 1. This bit provides clock action along with PAMOD.

0 = Sensitive to falling edges at PAI pin if PAMOD ≠ 0. In gated accumulation mode counting is enabled by a high on PAI pin if PAMOD = 1.

DDRA3 - Data Directional for Port A Bit 3

0 = Input only 1 = Output

14/05 -- Input 4/Output 5

0 = Output compare 5 function enabled (No IC4) 1 = Input capture 4 function enabled (No OCS) RTR1 and RTR0 -- RTI Interrupt Rate Selects

These two bits select one of four rates for the realtime periodic interrupt circuits. Reset clears these two bits and after reset, a full RTI period elapses before the first RTI interrupt.

EEPROM PROGRAMMING

The following paragraphs describe how to program or configuration register (CONFIG) is zero. Programming and charge pump. At E clock frequencies below 2 MHz, the efficiency of this charge pump decreases, which inconds when the E Gock is between 2 MHz and should be increased to as much as 20 milliseconds when E clock is the clock source for the charge pump should be switched The 2K bytes of EEPROM are located at \$F800 through \$FFC0. Programming of the EEPROM is controlled by the EEPROM programming control register (PPROG). The EEPROM is disabled when the EEON bit in the system erasure of the EEPROIM relies on an internal high-voltage creases the time required to program or erase a location. Recommended program and erase time is 10 millisebetween 1 MHz and 2 MHz. When E clock is below 1 MHz. from the system clock to an on-chip R-C oscillator clock This is done by setting the CSEL bit in the OPTION register. A 10 millisecond period should be allowed after setting the CSEL bit to allow the charge pump to stabilize. erase the EEPROM using the PPROG control register

EEPROM BLOCK PROTECT REGISTER (BPROT) \$1035

This 5-bit register protects against inadvertent writes to the CONFIG register and to the EEPROM. To permit the user to separate EEPROM into categories like 'temdividually protected blocks. The CONFIG register is also porary' or 'permanent', EEPROM is divided into four inprotected.

after reset. Once the bits are cleared, the associated grammed or erased in the normal manner. The EEPROM is visible only if the EEON bit in the CONFIG register is ten back to one anytime after the first 64 E clock cycles ister. However, these bits can only be cleared again in protected out of reset, and the user has 64 E clock cycles to unprotect any of the blocks that will require programming or erasing. The BPROT register bits can only be cleared, written to zero, during the first 64 E clock cycles register can be set or cleared at any time. In either singlein order to protect the EEPROM and/or the CONFIG reg-In normal operating modes, EEPROM and CONFIG are EEPROM section and/or the CONFIG register can be proset. In the test or bootstrap modes, bits of the BPROT chip or expanded mode, BPROT register bits can be writthe test or bootstrap modes.

| - { | BPRT0 | - |
|----------|-------|-------|
| - | BPRTI | - |
| ~ | BPRT2 | - |
| - | BPRT3 | - |
| - | PTCON | - |
| 'n | 0 | 53 |
| 10 | 0 | • |
| _ | 6 | RESCT |
| | | |

Bits 7-5 - Not Implemented

PTCON — Protect CONFIG Register Bit These bits aiways read zero

1=Programminglerasure of the CONFIG register disabled

0= Programming/erasure of the CONFIG register BPRT3-BPRT0 — Block Protect Bits

1=A set bit protects a block of EEPROM against programming or erasure.

0= A cleared bit permits programming or erasure of the associated block.

| ä | Block Protected | Block Size |
|-------|-----------------|------------|
| SPRTO | \$1800-19FF | 512 Bytes |
| BPR71 | \$1A00-18FF | 512 Bytes |
| BPRT2 | \$1C00-1DFF | 512 Bytes |
| 8PRT3 | \$1E00-1FFF | 512 Bytes |

ERASING THE EEPROM

Erasure of the EEPROM is controled by bit settings in PPROG, and the appropriate bits in the BPROT register must also be cleared before the EEPROM can be changed. Programs can be written to perform bulk, row, or byte erase. In bulk erase, all 512 bytes of the EEPROM are erased. In row erase, 16 bytes (\$8600-\$860F, \$8610-\$B61F), etc) are erased. Other MCU operations can continue to be performed during erasing provided the operations do not include reads of data from EEPROM

PROGRAMMING EEPROM

bit in the OPTION register must be set. Zeros must be formed during programming provided the operations do not include reads of data from EEPROM. During programming, the ROW and BYTE bits are not used, if the E clock frequency is 1 MHz or less, the CSEL erased by a separate erase operation before programming. Other MCU operations can continue to be per-

EEPROM PROGRAMMING CONTROL REGISTER (PPROG)

This 8-bit register is used to control programming and erasure of the EEPROM. This register is cleared on reset so the EEPROM is configured for normal reads.

| | = | | | |
|---|-------------------|-------|---|---|
| - | EELAT | | 0 | |
| 7 | ROW ERASE EELAT E | | 6 | "E |
| • | | | 0 | (TEST s (TES ro. |
| 4 | BYTE | | 0 | dd Rows Even Row hented reads ze |
| n | 0 | | 0 | n Odd m Eve ilemen |
| ٥ | 000 EVEN | | 0 | Program Odd Rows (TEST) Program Even Rows (TEST) Not Implemented This bit always reads zero. |
| ~ | 000 | RESET | 0 | ODD — Program Odd Rows (TEST) EVEN — Program Even Rows (TEST) Bit 5 — Not Implemented This bit always reads zero. |
| | | | | |

3

This bit overrides the ROW bit. 1 = Erase only one byte BYTE — Byte Erase Select

0 = Row or bulk erase

If BYTE bit = 1, ROW has no meaning. ROW — Row Erase Select 1 = Row erase

ERASE — Erase Mode Select 0 = Bulk or byte erase 1 ≈ Erase mode

1 = EEPROM Address and data configured for pro-0 ≈ Normal read or program EELAT — EEPROM Latch Control

0 = EEPROM Address and data configured for read EEPGM — EEPROM Programming Voltage Enable grammming/erasing

1 = Programming voltage turned on 0 = Programming voitage turned off A strict register access sequence must be foloperations. The following procedures for modifying and EEPGM bits in the same write cycle and if this the EELAT bit set, then neither is set, If a write to bit is set, the write is ignored, and the programming address is written between when EELAT is set and EEPGM is set, then no program or erase operation lowed to allow successful programming and erase the EEPROM and CONFIG register detail the sequence. If an attempt is made to set both the EELAT attempt occurs before the required write cycle with an EEPROM address is performed while the EEPGM operation in progress is not disturbed. If no EEPROM takes place. These safeguards were included to prevent accidental EEPROM changes in cases of program runaway.

ERASING THE CONFIG REGISTER

or erased while the MCU is operating in any mode depending on the setting of bit A in BPROT. The bulk erase restriction on CONFIG is not present on all derivatives in Erasing the CONFIG register follows the same procedures as that used for the EEPROM including bulk, byte, and row erase. The CONFIG register may be programmed the M68HC11 Family. Please check the applicable data sheet or technical summary for the restrictions

PROGRAMMING THE CONFIG REGISTER

Programming the CONFIG register follows the same FIG register address is used. On mask set B96D, the CON-FIG register may only be programmed while the MCU is procedures as that used for the EEPROM except the CON operating in the test or bootstrap mode.

SYSTEM CONFIGURATION REGISTER (CONFIG) \$103F

EPGM

The CONFIG is implemented in EEPROM cells and controls the presence of ROM and EEPROM in the memory map and enables the COP watchdog system.

| - | - | |
|---|-------|--|
| , | NDCOP | |
| , | | |
| • | 8 | |
| , | Ē | |
| | 233 | |
| | 8 | |
| | | |

EEON

EE0-EE3 — EEPROM Map Position

These four bits specify the upper four bits of the EEPROM address. These bit have no meaning in the single-chip mode, because the 2K EEPROM is forced on at locations \$F800 through \$FFFF.

| Lacation | \$0800-\$0FFF | \$1800-\$1FFF | \$2800-\$2FFF | \$3800-\$3FF | \$4800-\$4FFF | \$5800-\$5FFF | \$6800-\$6FFF | \$7800-\$7FFF | \$8800-\$8FFF | \$3800-\$3FFF | \$A800-\$AFF | \$B800-\$BFFF | \$C800-\$CFFF | SD800-SDFFF | \$E800-\$EFFF | \$F800-\$FFFF |
|----------|---------------|---------------|---------------|--------------|---------------|---------------|---------------|---------------|---------------|---------------|--------------|---------------|---------------|-------------|---------------|---------------|
| EE0 | 0 | 1 | 0 | - | 0 | - | 0 | - | 0 | _ | 0 | - | 0 | - | 0 | - |
| EEI | 0 | 0 | 1 | - | 0 | 0 | - | - | 0 | ٥ | - | - | 0 | 0 | - | - |
| EE2 | 0 | 0 | 0 | 0 | | - | - | - | 0 | 0 | 0 | 0 | - | | - | - |
| EE3 | ٥ | 0 | 0 | ٥ | 0 | 0 | 0 | 0 | - | - | - | - | - | - | - | - |

Bit 3 — Not Implemented

1 = COP watchdog system disable This bit always reads zero NOCOP — COP System Disable

0 = COP watchdog system enabled This bit always reads zero Bit 1 - Not Implemented

When this bit is programmed to "zero", the 512-byte EEPROM is disabled, and that memory space becomes externally accessed space. EEON - Enable On-Chip EEPROM

MOTOROLA MICROPROCESSOR DATA

MC68HC811E2

SERIAL COMMUNICATIONS INTERFACE

4


The serial communications interface (SCI) allows the and PD1 for transmit data (TxD). The baud rate generation MCU to be interfaced efficiently with peripheral devices that require an asynchronous serial data format. The SCI circuit contains a programmable prescaler and divider uses a standard NRZ format with a variety of baud rates derived from the crystal clock circuit, interfacing is accomplished using port D pins PD0 for receive data (RxD),

clocked by the MCU E clock. Figure 5 shows a block diagram of the SCI.

DATA FORMAT

Receive data in or transmit data out is the serial data presented between the PD0 and the internal data bus and between the internal data bus and PD1. The data form at

 An idle line in the high state prior to transmission/ reception of a message;



NOTE: The Serial Communications Data Register (SCDR) is controlled by the internal RW signal. It is the transmit data register when written and received data register when read.

Figure 5. SCI Block Diagram

3) Data that is transmitted and received least-significant bit (LSB) first: 4) A stop bit (tenth or eleventh bit set to logic one), which indicates the frame is complete; and

5) A break defined as the transmission or reception of a logic zero for some multiple of frames.

Selection of the word length is controlled by the M bit in serial communications control register 1 (SCCR1).

TRANSMIT OPERATION

The SCI transmitter includes a parallel data register and ferred into the serial shift register. The output of the serial shift register is applied to PD1 as long as transmission is a serial shift register. This double-buffered system allows a character to be shifted out serially while another character is waiting in the transmit data register to be transin progress or the transmit enable bit is set.

RECEIVE OPERATION

3

scheme is used to distinguish valid data from noise in ferred to a parallel receive data register as a complete word. This double-buffered system allows a character to be shifted in serially while another character is already the serial data stream. The data input is selectively sampied to detect receive data, and a majority voting circuit Data is received in a serial shift register and is transin the receive data register. An advanced data recovery determines the value and intergrity of each bit.

WAKE-UP FEATURE

The wake-up feature reduces SCI service overhead in message is intended for a different receiver, the SCI can be placed in a sleep mode, disabling the rest of the mesthe most-significant bit (MSB) of a character is used to evaluates the first character(s) of each message. If the sage from generating requests for service. Whenever a new message begins, logic causes the sleeping receivers becomes idle. In the address mark wake up, a "one" in indicate that the message is an address that wakes up a multiple receiver systems. Software for each receiver line wake up or address mark wake up. In idle-line wake to awaken and evaluate the initial character(s) of the new message. Two methods of wake up are available: idleup, a sleeping receiver wakes up as soon as the RxD line sleeping receiver.

SCI REGISTERS

The following paragraphs describe the operations of the five registers used in the SCI.

Serial Communications Data Registers (SCDR)

register when it is read and as the transmit data register The SCDR performs two functions: as the receive data when it is written. Figure 5 shows the SCDR as two separate registers. MOTOROLA MICROPROCESSOR DATA

3-1626

The SCCR1 provides the control bits to determine word length and select the method used for the wake-up fea-Serial Communications Control Register 1 (SCCR1)

| 0 | • | |
|-----|------------|------------|
| - | - | 9 |
| 2 | - | • |
| m | WAKE | |
| - | ⋝ | 5 |
| un. | 0 | - |
| 9 | 8 2 | , s |
| , | 88 | RESET U |

R8 — Receive Data Bit 8

If the M bit is set, this bit provides a storage location

If the M bit is set, this bit provides a storage location for the ninth bit in the transmit data character. for the ninth bit in the receive data character. TB — Transmit Data Bit 8

This bit always reads zero. Bit 5 — Not Implemented

1 = 1 start bit, 9 data bits, 1 stop bit M — SCI Character Length

0=1 start bit, 8 data bits, 1 stop bit WAKE - Wake-Up Method Select 1 = Address mark

These bits always read zero. Bits 2-0 — Not Implemented 0=ide line

Serial Communications Control Register 2 (SCCR2)

The SCCR2 provides the control bits that enable/disable individual SCI functions.

| | | 1 |
|---|------|-------|
| 0 | SBK | - |
| - | FWI. | |
| 7 | 뀙 | D |
| • | 벁 | 6 |
| | ILIE | a |
| ŝ | RIE | 0 |
| ۰ | TCIE | 0 |
| - | ΞE | RESET |
| | | |

RE — Transmit Interrupt Enable

1 = SCI interrupt if TDRE = 1 0=TDR interrupts disabled

TCIE — Transmit-Complete Interrupt Enable 1 = SCI interrupt if TC = 1

0= TC interrupts disabled

RiE -- Receive interrupt Enable

1 = SCI interrupt if RDRF or OR = 1 0=RDRF or OR interrupt disabled

ILIE - Idle-Line Interrupt Enable

0=IDLE interrupts disabled 1 = SCI interrupt if IDLE = 1 TE — Transmit Enable

1 = Transmit shift register output is applied to the 0 = PD1 pin reverts to general-purpose I/O as soon TxD line

as current transmitter activity finishes. RE - Receive Enable

0=Receiver disabled and RDRF, IDLE, OR, NF, and Fig interrupts are inhibited 1 = Receiver anabled

When set by user's software, this bit puts the receiver to sleep and enables the "wake-up" function. If the RWU — Receiver Wake Up

after receiving 10 (M = 0) or 11 (M = 1) consecutive ones. If WAKE is one, RWU is cleared by the SCHogic WAKE bit is zero, RWU is cleared by the SCI logic

MC68HC811E2

transmitter will continually send whole frames of if this bit is toggled set and cleared, the transmitter sends 10 (M = 0) or 11 (M = 1) zeros and then reverts to idle or to sending data. If SBK remains set, the zeros (sets of 10 or 11) until cleared. SBK — Send Break

after receiving a data word whose MSB is set.

Serial Communications Status Register (SCSR)

The SCSR provides inputs to the interrupt logic circuits for generation of the SCI system interrupts.

TDRE — Transmit Data Register Empty

0

0

-

communications data register was transferred 1 = Automatically set when contents of the serial 0=Cleared by a read of SCSR (with TDRE=1) folto the transmit serial shift register

1= Automatically set when all data frame, preamble, or break condition transmissions are com-TC - Transmit Complete

lowed by a write to SCDR

0=Cleared by a read of SCSR (with TC=1) followed by a write to SCDR

ferred from the receiver shift register to the 1 = Automatically set when a character is trans-RDRF — Receive Data Register Full

0 = Cleared by a read of SCSR (with RDRF = 1) followed by a read of SCDR

IDLE - Idle-Line Detect

1 = Automatically set when the receiver serial input 0=Cleared by a read of SCSR (with IDLE=1) folbecomes idle after having been active This bit is inhibited while RWU = 1.

i = Automatically set when a new character cannot transfer from the receive shift register because the character in SCDR has not been read OR - Overrun Error

lowed by a read of SCDR

0=Cleared by a read of SCSR (with OR=1) followed by a read of SCDR

1 = Automatically set when majority voting logic does not bind unanimous agreement of all samples in any bit in the received frame NF -- Noise Flag

0=Cleared by a read of SCSR (with NF=1) followed by a write to SCDR FE — Framing Error

1 = Automatically set when a logic 0 is detected 0 = Cleared by a read of SCSR (with FE = 1) followed where a stop bit was expected

This bit always reads zero. by a read of SCDR Bit 0 — Not Implemented

Baud-Rate Register (BAUD)

This register is used to select different baud rates that may be used as the rate control for the receiver and trans-

| 0 | SCE | _ |
|-----|------|-------|
| - | SCR1 | 5 |
| 7 | SCR2 | : |
| m | яскв | 0 |
| -7 | SCPO | - |
| ur) | SCP1 | 0 |
| ø | | 0 |
| 1 | TCLA | RESET |
| | | |

This bit is used to clear the baud-rate counter chain during factory testing. TCLR is zero and cannot be set while in normal operating modes, TCLR -- Clear Baud-Rate Counters (Test)

This bit always reads zero. Bit 6 -- Not Implemented

These bits control a prescaler whose output provides the input to a second divider which is controlled by SCP1 and SCP0 - SCI Baud-Rate Prescaler Selects the SCR2-SCR0 bits. Refer to Table 4.

clock to be driven out the TxD pin. RCKB is zero and This bit is used during factory testing to enable the exclusive-OR of the receiver clock and transmitter cannot be set while in normal operating modes. RCKB — SCi Baud-Rafe Clock Check (Test)

These bits select the baud rate for both the transmitter and the receiver. The prescaler output selected by SCP1 and SCP0 is further divided by the sefting SCR2-SCR0 — SCI Baud-Rate Selects of these bits. Refer to Table 5.

Table 4. Prescaler Highest Baud-Rate Frequency Output

| | | | | _ |
|------------|-----------------------|---|---|---|
| 3.6864 | 57.60 K Baud | 19.20 K Baud | 14.40 K Baud | 4430 Baud |
| 4.0 | 62.50 K Baud | 20.833 K Baud | 15.625 K Baud | 4800 Baud |
| 4.9152 | 76.80 K Baud | 25.50 K Baud | t9.20 K Baud | 5.907 K Baud |
| 8.0 | 125.000 K Baud | 41.656 K Baud | 31.250 K Baud | 9600 Baud |
| 8.3866 | 131.072 K Baud | 43.690 K Baud | 32.768 K Baud | 10.082 K Baud |
| Divided By | - | 8 | 4 | 5 |
| 0 | 0 | - | 0 | [- |
| - | 0 | | - | - |
| | 8.3866 8.0 4.9152 4.0 | 8.0 4.0 131.072 K Baud 125.000 K Baud 75.80 K Baud 62.50 K Baud | 8.0 4.9152 4.0 131.072 K Baud 125.000 K Baud 76.80 K Baud 62.50 K Baud 43.890 K Baud 41.866 K Baud 25.50 K Baud 20.833 K Baud | 8.0 4.9 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 4.0 |

*The clock in the "Clock Divide By" column is the internal processor clock.

Table 5. Transmit Baud-Rate Output for a Given Prescaler Output

| œ | SCR Bit | Divided | | Representative | Representative Highest Prescaler Baud-Rate Output | ud-Rate Output | |
|---|---------|---------|----------------|----------------|---|----------------|-----------|
| - | 0 | 8v | 131.072 K Baud | 32.768 K Baud | 76.80 K Baud | 19.20 K Baud | 9600 Baud |
| 0 | 0 | - | 131.072 K Baud | 32,768 K Baud | 76.80 K Baud | 19 20 K Baud | 9600 Baud |
| 0 | - | 2 | 65.536 K Baud | 16.384 K Baud | 38.40 K Baud | 9600 Baud | 4800 Baud |
| - | 0 | 4 | 32.768 K Baud | 8.192 K Baud | 19.20 K Baud | 4800 Baud | 2400 Baud |
| - | - | œ | 16.384 K Baud | 4.096 K Baud | 9600 Baud | 2400 Baud | 1200 Baud |
| 0 | 0 | 16 | 8.192 K Baud | 2.048 K Baud | 4800 Baud | 1200 Baud | 600 Baud |
| 0 | -] | 32 | 4 096 K Baud | 1.024 K Baud | 2400 Baud | 600 Baud | 300 Baud |
| - | ٥ | 2 | 2.048 K Baud | 512 Baud | 1200 Baud | 300 Baud | 150 Baud |
| - | - | 128 | 1.024 K Baud | 256 Baud | 600 Baud | 150 Band | 75 Baud |

SERIAL PERIPHERAL INTERFACE

chronous serial I/O system. The transfer rate is software selectable up to one-half of the MCU E clock rate. The SPI may be used for simple I/O expansion or to allow grammable to allow direct compatibility with a large The serial peripheral interface (SPI) is a high-speed synseveral MCUs to be interconnected in a multimaster configuration. Clock phase and polarity are software pronumber of peripheral devices.

Four basic signal lines are associated with the SPI system. These are the master-out-slave-in (MOSI), the master-in-slave-out (MISO), the serial clock (SCK), and the

slave select (SS). When data is written to the SPI data initiated. A series of eight SCK clock cycles are generated register of a master device, a transfer is automatically to synchronize data transfer.

nating the need for separate transmit-empty and receiver-full status bits. Figure 6 shows a block diagram of the SPI. full duplex transmission with both data out and data in synchronized with the same clock signal. The byte trans-When a master device transmits data to a stave device via the MOSI line, the stave device responds by sending data to the master device via the MISO line. This implies mitted is replaced by the byte received, thereby elimi-




Figure 6. SPI Block Diagram

MOTOROLA MICROPROCESSOR DATA

MC68HC811E2

SPI REGISTERS

There are three registers in the SPI that provide control, status, and data-storage functions. These registers are described in the following paragraphs.

Serial Peripheral Control Register (SPCR) \$1028

| | | 1 |
|----|----------|-------|
| اء | SPRO | |
| - | SPRI | |
| ~ | CPHA | |
| • | CPOL | |
| 4 | WOM MSTR | |
| ^ | MOWO. | |
| ٥ | SE | |
| , | SPIE | RESET |
| | | |

SPIE — Serial Peripheral Interrupt Enable 1 = SP! interrupt if SPIF = 1

0 = SPIF interrupts disabled

SPE — Serial Peripheral System Enable 1 = SPI system on

0 = SPI system off

This bit affects all six port D pins together. DWOM - Port D Wire-OR Mode Option

0 = Port D outputs are normal CMOS outputs 1 = Port D outputs act as open-drain outputs

MSTR -- Master Mode Select 1 = Master mode

This bit selects the polarity of the SCK clock 1 = SCK line idles high CPOL - Clock Polarity 0 = Slave mode

0 = SCK line Idles low

This bit selects one of two fundamentally different clock protocols. Refer to Figure 7. CPHA - Clock Phase

If CPHA = 0, transfer begins when SS goes low and ends when SS goes high after eight clock cycles on SCK. If CPHA = 1, transfer begins the first time SCK becomes active while SS is low and ends when the SPIF flag gets set.

These two bits select one of four baud rates to be used as SCK if the SPI is set as the master. They have SPR1 and SPR0 - SPI Clock Rate Select no effect in the slave mode.

| Internal Processor Clock Divide By | 2 | 4 | 16 | 32 |
|------------------------------------|---|---|----|----|
| SPRO | 0 | 1 | 0 | - |
| SPR1 | 0 | 0 | - | |


Serial Peripheral Status Register (SPSR) \$1029

| 0 | 0 | 0 |
|----|------|-------|
| - | 0 | • |
| 7 | 0 | |
| e | 0 | 0 |
| 4 | MDDF | |
| s, | 0 | |
| 9 | WCOL | 0 |
| 7 | SPIF | RESET |
| | | |

0=Cleared by a read of SPSR (with SPIF=1), followed by an access (read or write) of the SPDR 1= Automatically set when data transfer is complete between processor and external device WCOL — Write Collision

SPIF — SPI Transfer Complete Flag

t = Automatically set when an attempt is made to write to the SPI data register while data is being transferred



INTERNAL STROBE FOR DATA CAPTURE JALL MODES!

Figure 7. Data Clock Timing Diagram

₽ |-

Š Š NCA 80 NEG NEGA NEGB

₫

(Logical Shift Left Accumulator A) (Logical Shift Left Accumulator B)

Arithmetic Shift Left A Arithmetic Shift Left B Arithmetic Shift Left Double

(Logical Shift Left Double) Arithmetic Shift Right A Arithmetic Shift Right B

Arithmetic Shift Right

Function

rotate instructions.

Arithmetic Shift Left

(Logical Shift Left)

SBA SBCA SBCB SUBA SUBB SUBD TST

> Subtract Memory from B Subtract Memory from D

> > LSRA LSRB

Logical Shift Right Accumulator A Logical Shift Right Accumulator B

Logical Shift Right

LS**B**

Test for Zero Or Minus A

Test for Zero or Minus

LSRD Š

집

Test for Zero or Minus B

0 = Cleared by a read of SPSR (with WCOL = 1), followed by an access (read or write) of the SPDR

This bit always reads zero. Bit 5 - Not Implemented

conflict for system control and therefore allows a proper exit from system operation to a reset or de-This bit indicates the possibility of a multi-master MODF - Mode Fault

1 = Automatically set when a master device has its SS pin pulled low fault system state.

0 = Cleared by a read of SPSR (with MODF = 1), followed by a write to the SPCR.

These bits always read zero. Bits 3-0 — Not Implemented

Serial Peripheral Data I/O Register (SPDR)

This register is used to transmit and receive data on the serial bus. A write to this register in a master will initiate transmission/reception of another byte. A slave writes data to this register for later transmission to a master. When transmission is complete, the SPIF status bit is set in both the master and slave device. When a read. The first SPIF must be cleared by the time a second is initiated, or an overrun condition will exist. In case of read is performed on the SPDR, a buffer is actually being transfer of data from the shift register to the read buffer an overrun, the byte causing the overrun is lost.

3

ANALOG-TO-DIGITAL CONVERTER

The MCU contains an 8-channel, multiplexed-input, successive approximation, analog-to-digital (A/D) converter with sample and hold. Two dedicated lines (VRL, and VRH) are provided for the reference supply voltage These pins are used instead of the device power pins to increase the accuracy of the A/D conversion. nbut.

The 8-bit A/D conversions of the MCU are accurate to within \pm 1 LSB (\pm 1/2 LSB quantizing errors and \pm 1/2 complished in 32 MCU E-clock cycles. An internal control LSB all other errors combined).Each conversion is acbit allows selection of an internal conversion clock oscillator that allows the A/D to be used with very low MCU clock rates. A typical conversion cycle requires 16 microseconds to complete at a 2-MHz bus frequency.

Four result registers are included to further enhance the A/D subsystem along with control logic to control conversion activity automatically. A single write instruction selects one of four conversion sequences, resulting in a conversion complete flag after the first four conversions. The sequences are as follows:

- 1) Convert one channel four times and stop, sequential results placed in the result registers.
- Convert one group of four channels and stop, each
- 3) Convert one channel continuously, updating the result register is dedicated to one channel. result registers in a round-robin fashion.
- fashion) continuously, each result register is ded-4) Convert one group of four channels (round-robin icated to one channel.

INSTRUCTION SET

The MCU can execute all of the M6800 and M6801 instructions. In addition to these instructions, 91 new opcodes are provided by the paged opcode map. These instructions can be divided into five different types: 1 accumulator and memory, 2) index register and stack pointer, 3) jump, branch, and program control, 4) bit manipulation, and 5) condition code register instructions. The following paragraphs briefly explain each type.

1's Complement Memory Byte

1's Complement A

1 - Complement B

Bit(s) Test A with Memory

Bit(s) Test B with Memory

OR Accumulator A (Inclusive) Exclusive OR A with Memory Exclusive OR B with Memory OR Accumulator B (Inclusive)

Shift/Rotate

ACCUMULATOR/MEMORY INSTRUCTIONS

addressing modes. The accumulator/memory instructions can be divided into four subgroups: 1) load/store/ Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the transfer, 2) arithmetic/math, 3) logical, and 4) shift/rotate The following paragraphs describe the different groups of accumulator/memory instructions.

Load/Store/Transfer

Refer to the following table for load/store/transfer in-

| Function | Mnemonic |
|---------------------------|----------|
| | 1 |
| | CLR |
| | CLRA |
| | CLRB |
| | LDAA |
| | LDAB |
| Load Double Accumulator D | 001 |
| | PSHA |
| | PSH8 |
| | PULA |
| | PULB |
| | STAA |
| | STAB |
| | STD |
| | ТАВ |
| | TAP |
| | TBA |
| | TPA |
| | XGDX |
| | XGDX |
| | |

This group is used to make comparisions, decisions, and extractions of data. Refer to the following list for the logical instructions.

| Function | Mnemonic |
|-------------------|----------|
| AND A with Memory | AONA |
| AND B with Memory | ANDB |

—Continued→

Compare D to Memory (15 Bit) 2's Complement Memory Byte Subtract with Carry from A Subtract with Carry from B Decrement Accumulator B Subtract Memory from A Decrement Accumulator A Increment Accumulator A Increment Accumulator B Decrement Memory Byte Fractional Divide 16 × 16 Increment Memory Byte Compare A to Memory Compare B to Memory Integer Divide 18×16 Add with Carry to A Add with Carry to B 2's Complement A 2's Complement B Subtract B from A Add Memory to A Add Memory to B Decimal Adjust A Compare A to B Add 16-Bit to D Multiply 8 x 8 Add B to Y through the carry bit, which allows easy extension to multiple bytes. Refer to the following list for the shift The shift and rotate instructions automatically operate COMB (A)S (1.51.8) ASLD (120) ASRB COMA ASRA B)TB SOM EORA EORB ORAA ORAB ASR

DECA DECB

OEC

9 Ą

A000 CMPA CMPB

CBA

ADCB ADDA ADDB

AOCA

Function

Mnemonic

MC68HC811E2

INDEX-REGISTER AND STACK-POINTER INSTRUCTIONS

ROLB

Rotate Left Accumulator A Rotate Left Accumulator B

Rotate Left

Logical Shift Right Double

S

These instructions provide a method for storing data and for manipulation of index register, stack pointer, and individual segments of data within the register and stack pointer. Refer to the following list for the index-register and stack-pointer instructions.

RORB

Rotate Right Accumulator A

Rotate Right

Rotate Right Accumulator B

Arithmetic/Math

structions.

| Function | Mnemonic |
|------------------------------|----------|
| Add B to X | ABX |
| Add B to Y | ABY |
| Compare X to Memory (16 Bit) | CPX |
| Compare Y to Memory (15 Bit) | CPY |

Mnemonic

Function

Add Accumulators

Add B to X

- Continued

ABX

ABA

Refer to the following table for the arithmetic/math in-

- Continued -

BIT-MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit resident in the fixing in the fixer \$26 beyees of the memory spacen indicated address mode. The MCU can use any bit in the 64K memory map, and all bit-manipulation instructions can be used with direct or index K or v) addressing modes. Software can configure the memory map so that internal RAM, and/or internal registers, or external memory space can occupy these addresses. The bit-manipulation instructions use an 8-bit mass, which allows sumitaneous operations on any combination of bits in a location. Refer to the following list for the bit-manipulation instructions.

| Function | Mnemonic |
|------------------------|----------|
| Clear Bit(s) | BCRL |
| Branch if Bit(s) Clear | BRCRL |
| Branch if Bit(s) Set | BRSET |
| Set Bit(s) | BSET |

JUMPS/BRANCHES/PROGRAM-CONTROL INSTRUC-

These instructions provide techniques for modifying the normal sequence of the program for conditional and unconditional branching. Refer to the following list for the jump/branch/program-control instructions.

MOTOROLA MICROPROCESSOR DATA

| Function | Mnemonic |
|---------------------------------|----------|
| Branch if Carry Clear | BCC |
| (Branch if Higher or Same) | (BHS) |
| Branch if Carry Set | BCS |
| (Branch if Lower) | (BLO) |
| Branch if = zero | BEQ |
| Branch if≠zero | BGE |
| Branch if)zero | 867 |
| Branch if Higher | H8 |
| Branch if≤Zero | BLE |
| Branch of Lower or Same | BLS |
| Branch If<2ero | BLT |
| Branch if Minus | BMI |
| Branch if not = Zero | BNE |
| Branch if Plus | BPL |
| Branch Always | BRA |
| Branch if Bxt(s) Clear | BRCLR |
| Branch Never | BRN |
| Branch if Bit(s) Set | BRSET |
| Branch to Subroutine | BSR |
| Branch if Overflow Clear | BVC |
| Branch if Overflow Set | BVS |
| dmnf | JMP |
| Jump to Subroutine | JSR |
| No Operation | NOP |
| Return from Interrupt | RTI |
| Return from Subroutine | RTS |
| Stop Internal Clocks | STOP |
| Software Interrupt | SWI |
| Test Operation (Test Mode Only) | TEST |
| Wait for Interrupt | WAI |

CONDITION-CODE-REGISTER INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for the condition-code-register instructions.

| Function | Mnemonic |
|---------------------------|----------|
| Clear Carry Bit | CLC |
| Cleer interrupt Mask | Ü |
| Clear Overflow Flag | CLV |
| Set Carry | SEC |
| Set Interrupt Mask | SEI |
| Set Overflow Flag | SEV |
| Transfer A to CC Register | TAP |
| Transfer CC Register to A | ΤΡΑ |

OPCODE MAP SUMMARY

MC68HC811E2

Table 6 is an opcode map for the instructions used on

ADDRESSING MODES

The MCU uses six different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. Some instructions require an additional byte before the opcode to accommodate a multipage opcode map; this byte is called a prebyte. The term "effective address" (EA) is used in describing.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is letched or stored. The following paragraphs describe the different addressing modes.

IMMEDIATE

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. These are two, three, or four (if prebyte is required) byte instructions.

JIRECT

In the direct addressing mode the least significant byte for the operand address is contained in a single byte for lowing the opcode and the most-significant byte of an address is assumed to be 500. Direct addressing allows the user to directly address 5000 birct addressing allows two-byte instructions, and execution time is reduced by eliminating the additional memory access, in most applications, this 256-byte area is reserved for frequently referenced data. In the MCU, software can configure the memory maps to that internal flaw, and/or internal requiremency map so that internal Fab.

EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following

the opcode byte. These are three or four (if prebyte is required) byte instructions; one or two for the opcode and two for the effective address.

NDEXED

In the indexed addressing mode, one of the index regiinsers (X oY V) is used in calculating the effective address, in this case, the effective address is variable and debends on two factors: I) the current contents of the index register (X or Y) being used, and 2) the 8-bit unsigned offset contained in the instruction. This addressing mode allows referencing any memory location in the 64K byte address space. These are usually two or three (if prebyte in required) byte instructions, the opcode plus the 8-bit

RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed by ether offset following the opcode is added to the 6°C if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. These are usually two-byte instructions.

INHERENT

In the inherent addressing mode, all the information necessary to severule the instruction is contained in the opcode. Operations specifying only the index register of accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one- or two-byte instructions.

PREBYTE

To expand the number of instructions used in the MCU, a prebyte instruction has been added to certain instructions. The instructions affected are usually associated with index register Y. Accessing opcodes from page 2, 3, or 4 would require a prebyte instruction.

ELECTRICAL SPECIFICATIONS

| Rating | Symbol | Value | Unit |
|-----------------------------|--------|----------------------------------|------|
| Supply Voltage | oo, | -0.3 to +7.0 | ^ |
| Input Voltage | Vin | -0.3 to +7.0 | ^ |
| Operating Temperature Range | ΤA | T _L to T _H | ٧ |
| MC68HC811£2 | | - 40 to 85 | |
| MC68HC811E2V | | - 40 to 105 | |
| MC68HC811E2M | | - 40 to 125 | |
| Storage Temperature Range | Tstg | - 55 to 150 | ů |
| Current Drain oer Pin* | 2 | 52 | Ā |

puts against damage due to high static voltages on agentrifields, however, it is advised than normal precautions be staten to avoid application of any voltage higher than manumur-stad voltages to this high-impedance circut. Reliability of operation is enhanced if unused inputs are ited on an appropriate logic voltage level (e.g., either (ND)).

This device contains circuitry to protect the in-

| Characteristic | Symbol | Value | - C |
|---|-----------------|-------|-----|
| Thermal Resistance Plastic 52-Pin Quad Pack (PLCC) | AL ⁰ | S | Ç.W |

MAEMONIC

515

saı

нSг

AUGA

ADOA

ARU3

AAIS

AAGI

AGNA

A382

ABUZ

SIS

501

ษรก

AUGA

ADUA

A803

AATZ

4403

ATI8

AGNA

ADB2

ABUZ

. Мжарх

SOI

A28

IAIXab

AGGA

AUCA

AAGI

A1)8

aens

A)88

A9M:

VBOS

ыэ

avvi

151

าพเ

230

108

15**4**

HS∀

W00

MEC

Table 6. Opcode Map

H 10

dWI

TST

יאכ

D FC

108

ISA

ASA

ys 1

COM

DBN

NCB

8030

8104

8 15 V

вися

вяон

COMB

893N

1610

(5)

9012

INIXOI

₽ 3DVd

aa i

BOOA

BARÓ

BOQV

8803

BHO1

8118

BONY

0009

8088

СИМВ

8805

9011 2

SIS

ASI

4004

ADUA

AHOH

AATZ

∀∀01

AGNA

SBCA

ABUS

The average chip-junction temperature, TJ, in 'C can

T.I = TA + (PD . 0JA)

= Package Thermal Resistance, Junction-to-Ambient, "C/W = Ambient Temperature. °C

= I_DO V_DO. Watts — Chip internal Power = Power Dissipation on Input and Output Pins, Watts — User Determined

For most applications P_{I/O}<P_{INT} and can be neglected. The following is an approximate relationship between P_D and T_J (if P_{I/O} is neglected): $P_D = K + \{T_J + 273^{\circ}C\}$ E

(2)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD tale aquilibrumh for a known TA. Using this value of K, the values of PD and T can be obtained by solving equations (1) and (2) iteratively for any value of TA. Ø K = PD + (TA + 273°C) + HJA + PD²

Solving equations (1) and (2) for K gives:

MAXIMUM RATINGS

| Supply Voltage | | | 1 |
|---|----------|---|----|
| | 5 | -0.3 to +7.0 | > |
| Input Voltage | , S | -0.3 to +7.0 | > |
| Operating Temperature Range | ∀ | T _L to T _H -40 to 85 | ړ |
| MC68HC811E2V MC68HC811E2M | | - 40 to 105 - 40 to 125 | |
| Storage Temperature Range | Tstq | - 55 to 150 | ပ္ |
| Current Drain per Pin* Excluding Vop. Vcs. VpH. and VBI | ء | 25 | Ą |

(Page 2 Opcode)

sajaka #

WXTZ

ois

003

BARO

8403

8818

8801

8118

OOOV

BOBS

BHWC

IAIX15

(A)XG1

ars

aan

BARO

8803

8812

8801

8118

вамя

0004

вовѕ

BaWO

AIG C

(A)X1S

BARO

8903

8912

80NA

CMPB

3 INIXO

σ GTS

Э. oa)

5 8149

c aaav

Z

0

MC68HC811E2

*One pin at a time, observing maximum power dissipation limits

THERMAL CHARACTERISTICS

| Characteristic | Symbol | /atro | 5 |
|---|--------|-------|-------|
| Thermal Resistance Plastic 52-Pin Quad Pack (PLCC) | ΑLθ | 8 | ្ |

POWER CONSIDERATIONS

be obtained from:

= PINT + PI/O

MOTOROLA MICROPROCESSOR DATA

MOTOROLA MICROPROCESSOR DATA

Divect

PAIISISH

висгы

всгв

V97

PAGE 3

₩d

PAGE 2

841

TESE

13288

¥8⊃

485

IMS

ากพ

AXHSa

(YIXBA

SIR

ıxıx**ı**na

AH29

SWIXE

\$30

BILLE

A JU9

SNI

(A)XSI

AISI

ADM

¥030

AJSA

ARSA

АЯОЯ

ARSI

AMOS

ADBN

3 18

118

359

148

SAB

DAE

BME

S28 (018)

BCC BHS)

STB

(HB

ARB

TX3 RIO

I THE

HNI

295

AΒS

A10

DEXIL 6

LAIXNI

A9T

מונים ורפרטי

GHS1

VIOI

1531

3

0

9011

8

OIC!

90001

4

9

5

10010

E 3

00.00

1090

+000 0

DC ELECTRICAL CHARACTERISTICS (V_{DD} = 5.0 Vdc ± 10%, V_{SS} = 0 Vdc, T_A = T_L to T_H, unless otherwise noted)

MC68HC811E2

| VOH VOL 0.1 VOH VOD -0.8 VOL - 0.4 VOD -0.8 VOD - 0.7 VOD - 0.4 VOD - 0 | Cha | Characteristic | Symbol | Min | Xax | Ę. |
|--|--|---|------------------|--------------------------|---------------------|-----|
| All Outputs Except RESET, VOH, VOD - 0.8 | Output Voltage | All Outputs Except RESET and MODA | % Po | V _{DD} -0.1 | 1.0 | > |
| All Inputs Except XTAL | Output High Voltage | | NOH | VDD - 0.8 | i | > |
| All Inputs Except RESET Virt 0.77 VoD | Output Low Voltage | | ^OL | 1 | 0.4 | > |
| All Inputs | Input High Voltage | All Inputs Except RESET RESET | E > | 0.7 × V DD 0.8 × V DD | 90, | > |
| PA3, PC0-PC7, P00, P03, P02 = 10 | Input Low Voltage | All Inputs | ٧'n | VSS | 0.2×V _{DD} | > |
| PAQ-PA3, IRQ, XIRQ In | VO Ports. Three-State Leakage Vin = ViH or VIL | PA3, PA7. PCO-PC7, PDO-PD5. AS/STRA, MODA/LIR, RESET | ZO, | ı | ± 10 | 4 |
| Powerdown V5B 4.0 V0D | Input Current (see Note 2) $V_{in} = V_{DD}$ or V_{SS} $V_{in} = V_{DD}$ or V_{SS} | PAO-PA3. IRO. XIRO. MODBVSTBY | l _i n | 1.1 | = 1 = 10 | 4 |
| Down Sg | RAM Standby Voltage | Powerdown | NSB | 4.0 | ν. | > |
| DD | RAM Standby Current | Powerdown | lSB. | ı | 20 | 4 |
| #NDD | Total Supply Current (see Note 3) RUN: Single Chip Expanded Multiplexed | | 00, | 1 | 15 | E E |
| Multiplexed Mode | WAIT: All Peripheral Functions Shut Do | - | QQi _M | | | |
| Mulitplexed Mode SiDD | Single-Chip Mode | | | 1 | ø | Ą |
| 9100 — 100 9100 — 100 9100 — 100 PA7, PC0-PC7, P00-PD5, AS STRA, MODALIR, RESET — 12 PA7, PC0-PC7, P00-PD5, AS STRA, MODALIR, RESET — 12 FYARAGRAMMITANANA MAGA PD — 85 | | ø. | Ċ | 1 | 2 | Ę |
| PA0PA3. PE0-PE7, IRO. XIRO. EXTAL C _{III} 8 PA7, PC0-PC7, PD0-PD5, AS-STRA, MODALIR. IREST 12 12 12 150 FYROAGANAMITANEWAN MAGA PD - 150 | No Clocks, Single-Chip Mode | | QQ/s | I | 100 | 4 |
| Single-Chip Mode PD = 85 Expanded-Milliplewed Mode | | PAO-PA3, PEO-PE7, IRO, XIRO; EXTAL C7, PDO-PD5, AS:STRA, MODALLIR, RESET | Cın | 1.1 | 12 | P. |
| _ | Power Dissipation | Single-Chip Mode Expanded-Multiplexed Mode | O. | 1.1 | 85 021 | Α |

NOTES:

1. VOH specification for RESET and MODA is not applicable because they are open-drain pins. VOH specification not applicable to ports C and D in wire-OR mode.

2. See A/O specification for leasage current for port €.

3. All ports configured as inputs,

VIE-02.2 V.

No of colored.

EXTAL is driven with a square wave, and


t_{cyc} = 476.5 ns.

MC68HC811E2



2.38K 200pF

| _ | V _{SS} 04 Vots | | - 20% of V ₀₀ | V _{OO} - 08 Vals | | |
|---|-------------------------|------|--------------------------|---------------------------|----|--------------|
| | 00, 70 | | NOMINAL TIMING | 00, | SA | D.C. TESTING |
| , | CLOCKS, STRORES | , in | | OUTPUTS | j | 0.0 |



- A.C. TESTING

NOTES:

1. Full test loads are applied during all ac electrical test and ac timing messurements.

2. During ac timing measurements, inputs are driven to 0.4 volts and VDD - 0.5 volts while timing measurements are taken at the 20% and 70% of VDD points.

Figure 8. Test Methods

MOTOROLA MICROPROCESSOR DATA

3-1636


CONTROL TIMING (VDD = 5.0 Vdc ± 10%. VSS = 0 Vdc, TA = TL (0 TH)

MC68HC811E2

| • | | 1.0 | 1.0 MHz | 5.0 | 2.0 MHz | 2.1 | 2.1 MHz | |
|--|------------------|------|---------|-----|---------|-----|---------|------|
| Characteristic | Symbol | Æ | ¥ex | Ē | Max | ž | Mex | ş |
| Frequency of Operation | · to | qc | 1.0 | å | 5.0 | å | 2.1 | WH2 |
| E Clock Period | Ş. | 1000 | | 8 | J | 476 | 1 | Su |
| Crystal Frequency | fXTAL | 1 | 4.0 | 1 | 8.0 | ŀ | 8.4 | MHZ |
| External Oscillator Frequency | 4 f ₀ | qc | 0.4 | 용 | 8.0 | 용 | 8.4 | MHz |
| Processor Control Setup tpcS = 1/4 t _{CVC} - 50 ns Time (See Figures 10, 12, and 13) | s tecs | 200 | 1 | 75 | 1 | 8 | 1 | £ |
| Reset Input Pulse Width (To Guarantee External (see Note 1) And Figure 10) Minimum Input Time: | PWAST | | ı | 60 | 1 | 80 | ı | eyc. |
| oray or regenpied by | > 72 | - | 1 | _ | ı | - | í | |
| Mode Programming Setup Time (See Figure 10) | SAM | 7 | 1 | 2 | 1 | 2 | 1 | tcyc |
| Mode Programming Hold Time (See Figure 10) | HMM | 0 | 1 | 0 | | | 1 | ş |
| Interrupt Pulse Width, PWIRO = t _{Cyc} + 20 ns IRO Edge Sensitive Mode (See Figure 11 and 13) | PWIRQ | 1020 | | 520 | I | 496 | 1 | ē |
| Wait Recovery Startup Time (See Figure 12) | (WRS | ı | 4 | 1 | T T | 1 | 4 | taye |
| Trmer Pulse Width Input Capture. Pulse Accumulator Input (See Figure 9) | MITWY S | 1020 | | 520 | 1 | 496 | 1 | 25 |

NOTES.

1. RESET will be recognized during the first clock cycle it is held low. Internal circuitry then drives the pin low for four clock cycles, releases the pin, and samples the inite level two cycles later to determine the source of the interrupt. See RESETS, INTERRUPT, AND LOW-POWER MODES for details.



Rising edge sensitive input.
 Falking edge sensitive input.
 Maximum pulse accumulator clocking rate is E frequency divided by 2.

Figure 9. Timer Inputs Timing Diagram

MC68HC811E2





Figure 10. POR External Reset Timing Diagram



1. Edge sensitive \overline{IRQ} pm (IRQE bit = 1) 2. Level sensitive \overline{IRQ} pm (IRQE bit = 0)


3. <u>STOP</u>DELAY = 4064 L_{Cyc} if DLY bit = 1 or 4 L_{Cyc} if DLY = 0. 4. XIQ with X bit in CCR = 1. 5. RQ or (XRQ with X bit in CCR = 0.

Figure 11. Stop Recovery Timing Diagram

MOTOROLA MICROPROCESSOR DATA


3-1639

3



1 Refer to Table 9-7 for pin states during WAIT 2 RESET will also cause recovery from WAIT.

Figure 12. WAIT Recovery from Interrupt Timing Diagram



NOTES.

1 Edge sensitive (RO pin (IROE bit = 1)
2 Level sensitive (RO pin (IROE bit = 0)

Figure 13. Interrupt Timing Diagram

MC68HC811E2




Figure 14. Port Write Timing Diagram




Figure 15. Port Read Timing Diagram




Figure 16. Simple Output Strobe Timing Diagram





Figure 17. Simple Input Strobe Timing Diagram




NOTES

1. After reading PIOC with STAF and


2. Figure shown runing edge STRA (EGA=11 and high true STRB (MVG=1).

Figure 18. Port C Input Handshake Timing Diagram



NOTES
1 After reacing PICC with STAF set
2 Figure ahove rang edge STRA (EGA=1) and high true STRB (INVB=1)

Figure 19. Port C Output Handshake Timing Diagram



NOTES:

1. After reading PIOC with STAF set.

2. Figure shows rising edge STRA (EGA = 1) and high true STAB (IAVB = 1).

Figure 20. Three-State Variation of Output Handshake Timing Diagram (STRA Enables Output Buffer)

: -:-

MC68HC811E2

PERIPHERAL PORT TIMING (VDD = 5.0 Vdc ± 10%, VSS = 0 Vdc, TA = TL to TH)

| Characteristic | | | | 1 | 2.U MH2 | | | : |
|---|--------|------|-----|----------|---------|-----|----------|------|
| | Symbol | Νin | Max | Αį | Max | Αř | Max | ž. |
| Frequency of Operation (E Clock Frequency) | ره (| 1.0 | 1.0 | 2.0 | 2.0 | 2.1 | 2.1 | ΨHΣ |
| E Clack Period | teye | 1000 | _ | 200 | ' ' | 476 | 1 | Su |
| Peripheral Data Setup Time (MCU Read of Ports A. C. D. and E) (See Figure 15) | tPDSU | 81 | _ | <u>8</u> | 1 | 001 | 1 | Sc |
| Perioheral Data Hold Time (MCU Read of Ports A, C, D, and E) (See Figure 15) | нОн | 20 | | 20 | 1 | ය | ı | Sr. |
| Delay Time, Peripheral Data Write (See Figures 14, 16, 18, and 19) | thwO | | | | | | | Ş |
| MCU Write to Port A | | 1 | 150 | l | 8 | 1 | <u>5</u> | |
| tPWD = 1.4 t _{Cyc} + 90 ns | | ı | 340 | ١ | 215 | 1 | 509 | |
| input Data Setup Time (Port Cl (See Figures 17 and 18) | Sh | 09 | 1 | 9 | 1 | 8 | í | ş |
| Input Data Hold Time (Port C) (See Figures 17 and 18) | H | 90 | + | 95 |) | 80 | 1 | SC |
| Detay Time, E Fall to STR8 tDEB = 1 4 t _{2/2} c+100 ns (See Figure 16, 18, 19, and 20) | (DEB | 1 | 350 | 1 | 225 | 1 | 219 | Ş |
| Setup Time, STRA Asserted to E Fall (see Note 1) (See Figures 18, 19, 20) | (AES | 0 | 1 | 0 | | 0 | 1 | S |
| Delay Time, STRA Asserted to Port C Data Output Valid (See Figure 20) | 1PCD | 1 | 001 | 1 | 00 | 1 | <u>6</u> | su |
| Hold Time, STRA Negated to Port C Data (See Figure 20) | tPCH. | 2 | 1 | 6 | | 9 | | Su |
| Three-State Hold Time (See Figure 20) | tPC2 | 1 | 150 | 1 | 150 |) | 150 | SC . |

If this setup time is met, STRB will acknowledge in the next cycle. If it is not met, the response may be delayed one more cycle.
 Port Cand D timing is valid for acrowledrive (TWOM and DWOM by its not set in MIQC and SPCR registers respectively).
 All timing is shown with respect to 20% VDp and 70% VDp unless otherwise noted.

A/D CONVERTER CHARACTERISTICS N_{DD} = 5.0 Vdc = 10%. VSS = 0 Vdc, TA = TL to TH, 750 kHz \leq E \leq 2.1 MHz, unless otherwise noted)

| Characteristic | Parameter | Ž | Absolute | XaX | Ę |
|----------------------------|--|-------------|------------|-----------|------|
| Resolution | Number of Bits Resolved by the A.D | 80 | , | 1 | Bits |
| Non-Linearity | Maximum Deviation from the Ideal A/D Transfer Characteristics | 1 | 1 | ±1,2 | SB |
| Zero Error | Difference Between the Output of an Ideal and an Actual A/D for Zero Input Voltage | , | | 2.1.2 | LSB |
| Full-Scale Error | Difference Between the Output of an Ideal and an Actual A/D for Full-Scale Input Voltage | 1 | | = 1/2 | 1.58 |
| Total Unadjusted Error | Maximum Sum of Non-Linearity, Zero Error, and Full-Scale Error | , | i | -12 | rsB |
| Quantization Error | Uncertainty Due to Converter Resolution | 1 | , | =12 | 1.58 |
| Absolute Accuracy | Difference Between the Actual Input Voltage and the Full-Scale Weighted Equivalent of the Binary Output Code, All Error Sources Included | 1 | | Ŧ | es. |
| Conversion Range | Analog Input Voltage Range | \ E \ | 1 | 'AH | > |
| VRH | Maximum Analog Reference Voltage (see Note 2) | , A | , | VD0 - 0.1 | > |
| VRL | Minimum Analog Reference Voltage (see Note 2) | VSS-0.1 | 1 | F. | > |
| JVR | Minimum Difference between VRH and VRL (see Note 2) | m | 1 | 1 | > |
| Conversion Time | Total Time to Perform a Single Analog-to-Digital Conversion a. E Clook b. Internal RC Oscallator | 1 1 | 32 | tovo - 32 | r cy |
| Manatanicsty | Conversion Result Never Decreases with an Increase in Input Voltage and has no Missing Codes | | Guaranteed | | |
| Zero-Input Reading | Conversion Result when Vin = VRL | 8 | ı | 1 | ř |
| Fuli-Scale Reading | Conversion Result when Vin = VRH | 1 | | Ħ | Hex |
| Sample Acquisition Time | Analog input Acquisition Sampling Time: a. E Clock b. Internal RC Oscillator | 1 | 12 | 12 | rs & |
| Sample/Hold Capacitance | Input Capacitance during Sample PE0-PE7 | 1 | 20 (Typ) | 1 | H. |
| Input Leakage | Input Leakage on A/D Pins PE0-PE7 | 1 | 1 | 400 | Ę |

1. Source impedances greater than 10 Kft will adversely affect accuracy, due mainity to input leakage. 2. Performance verified down to 2.5 V \pm VP, but accuracy is tested and guaranteed at \pm VF T = 5 V \pm 10%.

THE CONT

EXPANSION BUS TIMING (VDD = 5.0 Vdc ± 10%, VSS = 0 Vdc. TA = Tt to TH, see Figure 21)

| Cherecteristic Frequency of Operation IE Clock Frequency) Cycle Time PWEL = 17 2cyc – 21 ns PWEL = 17 2cyc – 23 ns Frequency bod Time 1AH = 18 1cyc – 28 ns Fred AS Rise and Fall Time 1AH = 18 1cyc – 28 ns Fred Data Settup Time 1AH = 18 1cyc – 29 5 ns Fred Data Settup Time 1DHW = 18 1cyc – 29 5 ns Fred Data Settup Time 1DHW = 18 1cyc – 29 5 ns Fred Data Hold Time 1DHW = 18 1cyc – 29 5 ns Fred Address Valid Time to AS Fall 1AAM = 18 1cyc – 29 5 ns Fred Address Valid Time 1DHW = 18 1cyc – 29 5 ns Fred Address Valid Time 1DHW = 18 1cyc – 29 5 ns Fred Address Valid Time 10HW = 18 1cyc – 29 5 ns Fred Address Valid Time 10HW = 18 1cyc – 29 ns Fred Address Access Time 1ACCS = 18 1cyc – 29 ns Fred Address Access Time 1ACCS = 18 1cyc – 29 ns Fred Address Access Time 1ACCS = 18 1cyc – 29 ns Fred Address Access Time 1ACCS = 18 1cyc – 29 ns Fred Address Access Time 1ACCS = 18 1cyc – 29 ns Fred Address Access Time 1ACCS = 18 1cyc – 29 ns Fred Address Access Time 1ACCS = 18 1cyc – 29 ns Fred Address Access Time 1ACCS = 18 1cyc – 29 ns Fred Address Access Time 1ACCS = 16 1cyc – 29 ns Fred Address Access Time 1ACCS = 16 1cyc – 29 ns Fred Address Access Time 1ACCS = 16 1cyc – 29 ns Fred Address Access Time 1ACCS = 16 1cyc – 29 ns Fred Address Access Time 1ACCS = 16 1cyc – 29 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 1cyc – 20 ns Fred Address Access Time 1ACCS = 16 | | | | 1,0 | O MHz | 2.0 | 2.0 MHz | 2.11 | 2.1 MHz | |
|---|------|---|--------|-------|-------|-----|---------|------|---------|------|
| Cycle Time | ZE . | Characteristic | Symbol | Min | Mex | Ē | Mex | Min | Max | 5 |
| Cycle Time L _{Cycle} 1000 — 500 — Pulse Width, E Low Wergt = 1/2 Log − 23 ns Pulse Width, E Low PWER = 1/2 Log − 23 ns Pulse Width, E Low PWER = 1/2 Log − 23 ns 227 — Pulse Width, E High PWER = 1/2 Log − 23 ns See Note 1(a) 1, 1/4 — 20 — 20 Address Hood Time I JAH 1, 1/4 95.5 — 33 — 20 Address Hood Time I JAH 1000 1/4 95.5 — 30 — Address Hood Time I JAH 1000 1/4 95.5 — 30 — Address Hood Time I JAH 1000 1/4 95.5 — 30 — Read Date Willing Winte Date Date Hold Time Info 1000 — 1000 — 30 — Winte Date Date Willing Winte Date Date Willing Mused Address Valid Time to E Rise I JAK 1000 — 30 — 128 — 128 — 128 — 128 — 128 — 128 — 128 — 128 | | Frequency of Operation (E Clock Frequency) | ţ. | 1.0 | 1.0 | 2.0 | 2.0 | 2.1 | 2.1 | MHZ |
| Pulse Width, E Low Pulse Width, E Low PWEH 477 — 227 — Pulse Width, E Low PWEH 477 — 222 — 20 FWEH = 172 Lyq-28 ns E and AS Rise and Fall Time 1, 1, 1 — 20 — 20 Address Hold Time 1, 1, 1 — 20 — 20 — 20 Address Hold Time 1, 1, 1 — 20 — 20 Address Hold Time 1, 1, 1 — 20 — 20 Non-Mused Address Valid Time to E Rise 1AV 281.5 — 94 — 20 Read Data Scitup Time 100 ms 100 ms — 100 — 128 — 128 Wine Data Hold Time 100 ms 100 ms — 190 fs — 128 — 128 Wine Data Hold Time 100 ms 100 ms — 190 fs — 128 — 128 Wine Data Hold Time 100 ms 100 ms — 190 fs — 128 — 128 Wine Data Hold Time 100 ms 100 ms 100 ms — 190 fs — 128 Wine Data Hold Time 100 ms 100 ms | - | Cycle Time | tcyc | 1000 | | 200 | 1 | 476 | 1 | Su |
| Pulse Width, E High | 2 | Pulse Width, E Low PWEL = 1/2 tcyc - 23 ns | PWEL | 411 | t | 227 | 1 | 215 | ı | E |
| E and AS Rise and Fail Time Address Hold Time Address Hold Time Address Hold Time Nov.Hursel Address Valid Time to E Rise 1AV = PWEL = 14A2D + 80 ns) see Note 1(a) Read Data Stutp Time Read Data Stutp Time Read Data Stutp Time Read Data Stutp Time Write Data Delay Time Winte Data Delay Time Winte Data Delay Time Winte Data Hold Time to AS Fail TAVIM = 18 400 | e | Pulse Width, E High PWEH = 1/2 tcyc ~ 28 ns | PWEH | 472 | 1 | 222 | 1 | 210 | I | S |
| Address Hold Time 1,44 = 18 t ₁ t ₂ t ₂ = 28 i s see Note 1(a) 1,40 = 18 t ₂ t ₂ t ₂ = 28 i s see Note 1(a) 1,40 = 18 t ₂ t ₂ t ₂ = 30 i s see Note 1(b) 1,40 = 44 = 18 t ₂ t ₂ t ₂ = 18 i s see Note 1(b) 1,40 = 44 = 18 t ₂ t ₂ t ₂ = 18 i s see Note 1(a) 1,40 = 44 = 18 t ₂ t ₂ t ₂ t ₂ t ₃ t ₃ t ₃ t ₃ t ₃ t ₃ t ₄ t ₃ t ₃ t ₃ t ₄ t ₃ t ₃ t ₃ t ₃ t ₄ t ₃ t ₃ t ₃ t ₃ t ₄ t ₃ t ₃ t ₃ t ₃ t ₄ t ₃ t ₃ t ₃ t ₃ t ₄ t ₃ t ₃ t ₃ t ₃ t ₃ t ₄ t ₃ t ₃ t ₃ t ₃ t ₃ t ₄ t ₃ t ₃ t ₃ t ₃ t ₃ t ₃ t ₄ t ₃ t ₃ t ₃ t ₃ t ₃ t ₄ t ₃ t ₃ t ₃ t ₃ t ₃ t ₄ t ₃ t ₃ t ₃ t ₃ t ₃ t ₃ t ₄ t ₃ | 4 | E and AS Rise and Fall Time | 1, 14 | 1 | 20 | 1 | 20 | 1 | 20 | SC |
| Non-Muxed Address Valid Time to E Riee IAV 2815 | 6 | su s | Ã | 95.5 | _ | 33 | - | 30 | - | ٤ |
| Read Data Setup Time 105R 30 - | 12 | Non-Muxed Address Valid Time to E Rise tAv ≈ PWEL - (tASD+80 ns) see Note 1(b) | γA' | 281.5 | - | 8 | | 82 | 1 | SU |
| Write Date Hold Time Max= MAD 10hM 145.5 10 83.5 Write Data Delay Time 10hW 18 t _{20c} - 736.5 10 83.5 Write Data Delay Time 10hW 18 t _{20c} - 736.5 10 13.8 Write Data Hold Time 10hW 19.5 128 Write Data Hold Time 10hW 10hW 19.5 128 Write Data Hold Time 10hW 10h | = | Read Data Setup Time | tosa | 30 | 1 | 30 | 1 | 30 | ı | Su |
| Write Date Datey Time Write Date Datey Time 10DW — 190 5 — 128 *****DDAW = 18 t ₁ /t ₂ < 29 5 ns | 18 | Read Data Hold Time (Max=tMAD) | RHO | 10 | 145.5 | 10 | 8 | 5 | 8 | S |
| Write Date Hold Time Write Date Hold Time 10HW 95.5 33 Numed Address Valid Time to E Rise LAVM 271.5 84 Numed Address Valid Time to E Rise LAVM 271.5 84 Mused Address Valid Time to AS Fall TASL 151 26 Mused Address Valid Time to AS Fall LASL 151 26 AALL = 148 Lyge - 29 fins see Note 11b) LASL 95.5 33 PWASH = 14 Cypc - 29 fins see Note 11b) LASL 271 96 PWASH = 14 Cypc - 35 ns see Note 11b) LASCD = 115.5 53 MPU Address Access Time see Note 11b) LACCA A 733.5 442 192 ACCA = LAVM + L+ PWEH - 10SR MDA Cocess Time see Note 11b) LACCE - PWEH - 10SR 192 192 Mound Address Delay MAD U Reads Time see | 6 | 5 ns | toow. | 1 | 190 5 | 1 | 128 | 1 | 125 | ā |
| Mused Address Valid Time to E Rise IAVM 271.5 - 84 | 12 | 5 ns | tDHW | 95.5 | ı | 33 | 1 | 93 | I | 5 |
| Muxed Address Valid Time to AS Fall tASI 151 — 26 — Muxed Address Valid Time to AS Fall (AHL = 181, pc. 29.5 ns) see Note 1(b) tAHL = 181, pc. 29.5 ns 33 — Muxed Address Fina. E to AS Rise see Note 1(a) tASD = 115.5 ms 53 — Pulse Width. AS High PWASH = 144 Cygc - 29 ns PWASH = 121 ms 96 — 96 — MPU Address Access Time | 22 | Muxed Address Valid Time to E Rise {AVM < PWEL - (tASD + 90 ns) see Note 1(b) | tAVM | 271.5 | 1 | 28 | ı | 75 | 1 | £ |
| Muned Address Hold Time See Note (1b) 14HL 95 5 | 24 | Muxed Address Valid Time to AS Fall tASL = PWASH - 70 ns | tASL | 151 | _ | 56 | ı | 20 | ı | sc |
| ASD = 18 (aye = 36 ns ASD = 115.5 | 52 | | , AHL | 95 5 | ļ | 33 | 1 | 90 | 1 | SE . |
| Pulse Width, AS High PWASH = 14 t _{kyc} = 29 ns PWASH = 14 t _{kyc} = 29 ns Delay Table 1 ls St to St | 26 | | (ASD | 115.5 | 1 | 53 | 1 | 95 | 1 | ٤ |
| Delay Time, AS to E Rise ASEB = 1/8 Cyc_95 ns See Note 1(b) ASCB 115.5 - 53 MPU Address Access Time See note 1(b) ACCA 733.5 - 296 ACCE = PWEH - 10SR ACCE A42 - 192 Mured Address Delay AMAD ACCE AMAD ACCE | 13 | Pulse Width, AS High PWASH = 1/4 t _{Cyc} = 29 ns | PWASH | 221 | . 1 | 96 | - | 8 | I | S. |
| MPU Address Access Time See note 1(b) (ACCA 733.5 - 296 130 140 ACCA | 88 | | 'ASED | 115.5 | 1 | 53 | 1 | 50 | 1 | S. |
| MPU Access Time 1ACCE = PWEH - 10SR Mused Address Delay 1MAD - 1455 - 83 - 840 - 195 - 83 - 840 - 195 - 84 - 195 - 84 - 195 - 84 - 195 - 84 - 195 - 84 - 195 - 84 - 195 - 84 - 195 - 84 - 195 - 84 - 195 - 195 - 85 - 85 - 85 - 85 - 85 - 85 - 85 - | 23 | - tos | 'ACCA | 733.5 | ı | 596 | ı | 275 | I | ٤ |
| Muxed Address Delay Personal Sycie MPU Read Personal MAAD - 1/25 - 83 - 1/25 Personal MAAD - 1/25 - 0 ns | 35 | MPU Access Time TACCE = PWEH - 10SR | 'ACCE | 1 | 442 | 1 | 192 | 1 | 180 | S |
| | 36 | J Read) ns | MAD | 145.5 | l l | 8 | 1 | 80 | ŀ | ā |

3

NOTES

Input clocks with duty cycles other than 50% will affect bus performance. Timing parameters affected by input clock duty cycle
are identified by (all and (b). To recalculate the approximate bus timing values, substitute the following expressions in place of
18 type in the above formulas where applicable.
 (a) 11.00) x 14 type.
 (b) DC x 14 type.

DC is the docimal value of duty cycle percentage (high time)

2. All timing is shown with respect to 20% VDp and 70% Vpp unless otherwise noted.

MC68HC811E2

SERIAL PERIPHERAL INTERFACE (SPI) TIMING (v_{DD} = 5.0 Vdc \pm 10%. v_{SS} = 0 Vdc, T_A = T_c to T_H , see Figure 22)

| Neg. | Characteristic | Symbol | M. | Max | Unit |
|------|--|------------------|------------|-----|-----------|
| | Operating frequency Master Slave | (m)doj | 88 | 2.1 | o H⊠ |
| - | Cycle Time Master Slave | teve(m) | 2.0 | 1.1 | ် လိုင |
| 2 | Enable Lead Time Master Slave | (lead(m) | . 740 | | និន |
| m | Enable Lag Time Master Stave | llag(ml | 240 | 1 | s c |
| 4 | Clock (SCK) High Time Master Slave | w(SCKH)m | 340 190 | | su su |
| vn | Clock (SCK) Low Time Master Slave | tw(SCKL)m | 340 190 | 1 1 | \$ & |
| 90 | Data Setup Time (Inputs) Master Slave | (su(m) | 001 001 | 11 | SU SU |
| ~ | Data Hold Time (Inputs) Master Slave | 1,4(m) | 001 001 | 11 | su su |
| œ | Access Time (Time to Data Active from High-Impedance State) Slave | e, | 0 | 120 | SU. |
| 6 | Disable Time (Hold Time to High-Impedance State) Slave | sip ₃ | | 240 | 8 |
| 0 | Data Valid (After Enable Edge)** | (v(s) | 1 | 240 | S |
| = | Data Hold Time (Outputs) (After Enable Edge) | ct) | 0 | | S |
| 12 | Rise Time (20% VDp to 70% VDp, C(= 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS) | r. Ers | 1.1 | 100 | S S |
| 2 | Fali Time (70% VDD to 20% VDD, C _L = 200 pF) SPI Outputs (SCK, MOSI, and MISO) SPI Inputs (SCK, MOSI, MISO, and SS) | e t | 1 } | 100 | S Z X |

*Signal production depends on software.
**Assumes 200 pF toad on all SPI pins.
NOTE:

t. All timing is shown with respect to 20% V_{DD} and 70% V_{DD}, unless otherwise noted.

MOTOROLA MICROPROCESSOR DATA


3-1647

EEPROM CHARACTERISTICS (V_{DD} = 5.0 V_{dC} = 10%, V_{SS} = 0 V_{dc} . T_A = T_L to T_H)

MC68HC811E2


| | | _ | Temperature Range | 95 | 1 |
|------------------------------------|--|-------------|-------------------|---------------------------------------|--------|
| | Characteristic | -40 to 85°C | ~ 40 to 105°C | -40 to 85°C -40 to 105°C -40 to 125°C | 5 |
| rogramming Time | Under 1.0 MHz with RC Oscillator Enabled | 10 | 15 | 20 | Ę |
| (see Note 1) | 1.0 to 2.0 MHz with RC Oscillator Disabled | 2 | Must Use RC | Must Use RC Must Use RC | |
| | 2.0 MHz (or Anytime RC Oscillator Enabled) | 5 | 15 | 20 | |
| rase Time (see Note 1) | Byte. Row. and Bulk | 10 | 0 | 10 | SE |
| Write-Erase Endurance (see Note 2) | see Note 2) | 10.000 | 10.000 | 10.000 | Cycles |
| Data Retention (see Note 2) | e 2) | 10 | 10 | 10 | Years |

The RC oscillator must be enabled by setting the CSEL bit in the OPTION register) for EEPROM programming and erasure when the Erdox frequency is below 10 MHz.
 See current quarterity Reliability Monitor report for current failure rate information.




NOTE: Measurement points shown are 20% and 70% VDD.

Figure 21. Expansion Bus Timing Diagram



a) SPI MASTER TIMING (CPHA = 0)



NOTE: This has chock edge is generated stemuly but is not seen at the SCK pin.

Figure 22. SPI Timing Diagrams (Sheet 1 of 2)

b) SPI MASTER TIMING (CPHA=1)

NOTE. Not defined but normally MSB of character just received.

3

c) SPI SLAVE TIMING (CPHA = 0)

ė SLAVE LSB OUT <u></u> **P** . 88 9 Ė BIT 6 8IT 6 · · ø SLAVE | MSB OUT 2 85 E 9 ģ 8 SCK (CPOL-0) (NPUT) SCK (CPOL-1) (NPUT) (DUTPUT) SS (NPU) NOS!

NOTE. Not defined but normally LSB of character previously transmitted

d) SPI SLAVE TIMING (CPHA=1)

Figure 22. SPI Timing Diagrams (Sheet 2 of 2)

MC68HC811E2

ORDERING INFORMATION

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola in the following media:

torola in the following media: MS-DOS/PC-DOS disk file (360K)

EPROMIs): three 2532/2732 or two 2764 To initiate a ROM pattern for the MCU, it is necessary to first contact the local field-service office, a sales person, or a Motorola representative.

FLEXIBLE DISKS

Several types of flexible disks (MS-DOS³⁸PC-DOS disk flexible) programmed with the customer's program (positive logic sense for address and data), may be submitted for pattern generation, in either case, the diskette should be clearly labeled with the customer's name, date, project or product name, and the name of the file containing the

in addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

MS-DOS is Microsoff's Disk Operating System. PC-DOS is BM® Personal Computer Disk Operating System. Disk media submitted must be a standard density (360K), double-sided & 1/4-inch compatible floppy diskatte. The diskette must contain object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M69HC11 cross assemblers and finkers on IBM PC-style m3chines.

HOMS

Three 2532/2732 or two 2764 type EPROMIs), programmed with the customer's program floatine desired sparamed with the customer's program desired logical sense for address and data), may be submitted to partern generation. EPROMs must be clearly marked to indicate within EPROM correspond to which address space. Figure 22 illustrates the markings for the three 2532/273 ure 22 illustrates the markings for the three 2532/273.

All unused bytes, including the user's space, must be sest to zero. For shipment to Motorda, EPROMs should be placed in a conductive IC carrier and packed securely. Styroloan is not acceptable for shipment.

Figure 23. EPROM Marking

VERIFICATION MEDIA

All original pattern media (ERROMs or floopy disks) are field for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked, and the verification form should be completed, signed, and returned to Motoroia. The signed verification form constitutes the confractual agreement for creation of the customer mask. To aid in the verification process, Motoroia will program customer supplied blank ERROMISI, or OSG disks from the data file used to create the customers.

ROM VERIFICATION UNITS (RVUs)

Ten MCUs containing the customer's ROM patient will be sent for program verification. These units will have be sent for program verification. These units will have pose of ROM verification only. For expadiency, the MCUs are umarked, packaged in ceramic, and tested with the voits at room temperature. These RVUs are free with the minimum-order quantity, but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

ORDERING INFORMATION


The following table provides ordering information pratering in the package type, temperature, and MC part numbers for the MC69HC811E2 HCMOS single-chip microcontroller devices.

| Package Type | Temperatura | CONFIG | MC Part Number |
|--------------|-----------------|-------------|----------------|
| 221 | - 40° to +85°C | SFF | MC68HC811E2FN |
| (FN Suffix) | -40 to +105°C | 5 | MC68HC811E2VFN |
| | - 40 to + 125°C | 5 FF | MC68HC811E2MFN |

MS-#500S is a trademark of Microsoft, Inc. IBM is a registered trademark of International Business Machines Corporation

PIN ASSIGNMENTS

52-Lead Quad Package



MOTOROLA SEMICONDUCTOR I TECHNICAL DATA

MC146818

Advance Information

REAL-TIME CLOCK PLUS RAM (RTC)

year calendar, a programmable periodic interrupt and square-wave generator, and 50 bytes of lowyear carendar, a programment persons into the most property to interface with 1 MHz pro-The MC146818 Real-Time Clock plus RAM is a peripheral device which includes the unique MO-IEL concept for use with various microprocessors, microcomputers, and larger computers. This part combines three unique features; a complete time-of-day clock with alarm and one hundred

The Real-Time Clock July RAM has two distinct uses First, it is designed as a barter privered CMOS part film an otherwise MNGSTIT system) including fail the common battery publication state of the common battery publication state of the system of the common battery publications state as RAM, including and to extend the way of the common battery publications and but as the MC148805E2.

• Low-Power, High-Speed, High-Density, CMOS in mirror processor to relieve the software of the timekeeping workload and to extend the way of the week, Date, Month and Year Counts Searonds, Amintaes, and Hours of the Day Counts Days of the Week, Date, Month and Year Save high Speed of the week, Date, Month and Year Save bostillator for Pazielle Resonant Crystals

• 40 to 20 mW Typical Operating Power at Low Frequench Time Base Spillator for Pazielle Resonant Crystals

• 40 to 20 mW Typical Operating Power at Low Frequench Time Base

• 9 harvor of CBD Pepresentation of Time, Calendar, And Ann

• 12- or 24-Hour Clock with AM and PM in 12-High Mode

• Davilight Savings Time Option

• Automatic Leap Year Companian

• Microprocessor Bus Companial

• Mortificexed Bus for Pin Efficiency

• Internal Software as 948AM Locations

• Internal Software as 948AM Locations cessor buses, while consuming very little power.

- 14 Bytes of Clock and Control Degisters
 50 Bytes of General Purpole IAM
 - Status Bit Indicates Da
- Signals (IRQ) Bus Compatible Interm
- barately Software Maskable and Testable Three Interrupts are parately Software Maskable and Tes Time-of-Day Parm, Once-per-Second to Once-per-Day Periodic Rates from 30.5 µs to 500 ms End-of-Clock Update Cycle

Programmable Square-Wave Output Signal

- Clock Output May Be Used as Microprocessor Clock Input At Time Base Frequency + 1 or + 4
- 24-Pin Dual-In-Line Package

this document contains information on a new product. Specifications and information herein are subject to change without notice

MOTOROLA MICROPROCESSOR DATA

MOTOROLA MICROPROCESSOR DATA

3